

650V GaN FET

1. Description

The G2N65 series FETs are hybrid normally-off Gallium Nitride (GaN) field effect transistors with the strongest gate and the lowest reverse voltage drop of all wide-band-gap devices in the market. They allow simple gate drive, offer best-in-class performance and outstanding reliability.

Features

- Strong gate with a high threshold, no need for negative gate drive, and a high repetitive input voltage tolerance of $\pm 20V$.
- Fast turn-on/off speed for reduced cross-over losses.
- Low Q_g and simple gate drive for lowest driver consumption at high frequencies.
- Lowest V_F in off-state reverse conduction among all SiC and GaN FETs for low loss during dead-times.
- Negligible Q_{rr} for outstanding hard-switched bridge applications.
- High spike tolerance of 800V for enhanced reliability.


Benefits

- Enable very high conversion efficiencies.
- Enable higher frequency for compact power supplies.
- End-product cost & size savings due to reduced cooling requirements.
- Improved safety & reliability due to cooler operation temperature.
- Low loop inductance with higher thermal performance than TOLL.


Applications

- Datacenter power supplies, telecom power supplies, micro inverters, high voltage DC/DC converters and EV OBC & DC-DC based on the half-bridge and/or full-bridge topologies for hard and/or soft switching such as Totem pole bridgeless PFC and high frequency LLC.

Datasheet Preliminary




Top View



Bottom View

Drain	1 ~ 8
Gate	9
Kelvin Source	10
Source	11 ~ 16, Tab



Key Performance Parameters	
V_{DSS} (V)	650
$V_{DSS(PK)}$, nonrepetitive (V) ^{a)}	800
$V_{DSS(PK)}$, repetitive (V) ^{b)}	750
$R_{DS(on)}$, typ (m Ω) ^{c)}	33
Q_{oss} (nC)	150
Q_g (nC)	38

^{a)} Duty cycle < 1%, spike duration < 30 μ s, non-repetitive

^{b)} Duty cycle < 1%, spike duration < 30 μ s, repetitive for $\leq 85^\circ C$, non-repetitive up to $150^\circ C$

^{c)} Dynamic on-resistance



*Lead plating Pb-free
in compliance with RoHS

Part Number & Package Information

Part #	Package	Package Base
G2N65R035TT-H	TOLT	Source

2. Maximum Ratings

Symbol	Parameter	Value
V_{DSS} (V)	Drain-source maximum voltage ($T_J = -55^{\circ}\text{C}$ to 150°C)	650
$V_{DSS(PK)}$, nonrepetitive (V)	Drain-source maximum peak voltage, nonrepetitive ^{a)}	800
$V_{DSS(PK)}$, repetitive (V)	Drain-source maximum peak voltage, repetitive ^{a)}	750
$V_{GSS, DC}$ (V)	Gate-source maximum voltage	± 20
$V_{GSS, AC}$ (V)	Gate-source maximum voltage ($f \geq 50\text{Hz}$)	± 30
P_D (W)	Maximum power dissipation ($T_C = 25^{\circ}\text{C}$)	178
I_{DS} (A)	Maximum continuous drain current ($T_C = 25^{\circ}\text{C}$)	51
	Maximum continuous drain current ($T_C = 100^{\circ}\text{C}$)	32
$I_{DS (pulse)}$ (A)	Maximum pulsed drain current ($T_C = 25^{\circ}\text{C}$) ^{c)}	240
T_J ($^{\circ}\text{C}$)	Operating junction temperature	-55 to +150
T_S ($^{\circ}\text{C}$)	Storage temperature	-55 to +150

^{a)} Duty cycle < 1%, spike duration < 30 μs , non-repetitive

^{b)} Duty cycle < 1%, spike duration < 30 μs , repetitive for $\leq 85^{\circ}\text{C}$, non-repetitive up to 150°C

^{c)} Pulse width = 10 μs

3. Thermal Characteristics

Symbol	Parameter	Typ.
R_{thJC} ($^{\circ}\text{C/W}$)	Junction-to-case thermal resistance	0.7
R_{thJA} ($^{\circ}\text{C/W}$)	Junction-to-ambient thermal resistance ^{a)}	40

^{a)} 6cm² cooling area

4. Device Characteristics

$T_J = 25^\circ\text{C}$ unless specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$V_{GS(th)}$	Gate threshold voltage	3.0	3.5	4.0	V	$V_{DS} = V_{GS}$, $I_D = 4.3\text{mA}$
$R_{DS(on)}$	Drain-source on resistance ^{a)}	-	33	39	m Ω	$V_{GS} = 10\text{V}$, $I_D = 30\text{A}$
		-	67	-	m Ω	$V_{GS} = 10\text{V}$, $I_D = 30\text{A}$, $T_J = 150^\circ\text{C}$
I_{DSS}	Drain-source leakage current	-	3	30	μA	$V_{DS} = 650\text{V}$, $V_{GS} = 0\text{V}$
		-	20	-	μA	$V_{DS} = 650\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-source leakage current	-100	-	100	nA	$V_{GS} = \pm 20\text{V}$
C_{iss}	Input capacitance	-	2410	-	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 400\text{V}$, $f = 500\text{kHz}$
C_{oss}	Output capacitance	-	150	-	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 400\text{V}$, $f = 500\text{kHz}$
C_{rss}	Reverse transfer capacitance	-	10	-	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 400\text{V}$, $f = 500\text{kHz}$
$C_{o(er)}$	Equivalent output capacitance (energy related)	-	220	-	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V to } 400\text{V}$
$C_{o(tr)}$	Equivalent output capacitance (time related)	-	375	-	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V to } 400\text{V}$
Q_g	Gate charge total	-	38	-	nC	$V_{DS} = 400\text{V}$, $V_{GS} = 0\text{V to } 10\text{V}$, $I_D = 30\text{A}$
Q_{gs}	Gate to source charge	-	13.3	-	nC	$V_{DS} = 400\text{V}$, $V_{GS} = 0\text{V to } 10\text{V}$, $I_D = 30\text{A}$
Q_{gd}	Gate to drain charge	-	13	-	nC	$V_{DS} = 400\text{V}$, $V_{GS} = 0\text{V to } 10\text{V}$, $I_D = 30\text{A}$
Q_{oss}	Output charge	-	150	-	nC	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V to } 400\text{V}$
$t_{d(on)}$	Turn-on delay time	-	70	-	ns	$V_{DS} = 400\text{V}$, $V_{GS} = 0\text{V to } 10\text{V}$, $I_D = 30\text{A}$, $R_G = 18\Omega$, $Z_{FB} = 120\Omega$ at 100MHz, see Figure 13
t_r	Rise time	-	10	-	ns	
$t_{d(off)}$	Turn-off delay time	-	100	-	ns	
t_f	Fall time	-	12	-	ns	

^{a)} Dynamic on-resistance

Reverse Device Characteristics, $T_J = 25^\circ\text{C}$ unless specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
I_S	Reverse current	-	-	32	A	$V_{GS} = 0V$, $T_C = 100^\circ\text{C}$, $\leq 25\%$ duty cycle
I_S (pulse)	Reverse pulse current	-	-	90	A	$V_{GS} = 0V$, $V_{SD} = 6V$, pulse width $\leq 10\mu\text{s}$, $T_J = 150^\circ\text{C}$
V_{SD}	Reverse voltage ^{a)}	-	1.9	-	V	$V_{GS} = 0V$, $I_S = 30A$
		-	1.4	-	V	$V_{GS} = 0V$, $I_S = 15A$
t_{rr}	Reverse recovery time	-	41	-	ns	$I_S = 30A$, $V_{DD} = 400V$, $di/dt = 1000A/\mu\text{s}$
Q_{rr}	Reverse recovery charge ^{b)}	-	0	-	nC	

^{a)} Including the effect of dynamic on-resistance

^{b)} Excluding Q_{oss}

5. Typical Characteristics ($T_C = 25^\circ\text{C}$ unless specified)




Figure 1. Typical Output Characteristics at $T_J = 25^\circ\text{C}$
(Parameter: V_{GS})




Figure 2. Typical Output Characteristics at $T_J = 150^\circ\text{C}$
(Parameter: V_{GS})




Figure 3. Typical Transfer Characteristics
($V_{DS} = 10\text{V}$, Parameter: T_J)




Figure 4. Normalized On-Resistance
($I_D = 30\text{A}$, $V_{GS} = 10\text{V}$)




Figure 5. Typical Capacitance
($V_{GS} = 0V$, $f = 500kHz$)




Figure 6. Typical C_{OSS} Stored Energy




Figure 7. Typical Gate Charge
($I_{DS} = 30A$, $V_{DS} = 400V$)




Figure 8. Reverse Conduction Characteristics
($-20V \leq V_{GS} \leq 0V$, Parameter: T_J)




Figure 9. Power Dissipation




Figure 10. Current Derating
(Pulse Width $\leq 10\mu s$, $V_{GS} \geq 10V$)




Figure 11. Safe Operating Area at $T_C = 25°C$




Figure 12. Transient Thermal Resistance

6. Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

DO	DO NOT
Place gate driver close to the GaN device and separate input traces from output traces	Use long gate drive traces, long lead length and route the output traces next to the input
Use gate ferrite bead and dc-link RC snubber	Use close-by decoupling capacitor without series resistor
Minimize trace length of the PCB layout for both drive loop and power loop	Use a traditional differential voltage probe for V_{gs} of high side device

7. Circuit Implementation

Half-bridge Schematic




Figure 13. Simplified half-bridge schematic


Recommended gate drive: (0V, 12V) with $R_G = 18\Omega$ ^{a)}

Gate Ferrite Bead (FB) ^{b)}	Required DC Link RC Snubber (RC_{DCL}) ^{c)}	Recommended Switching Node RC Snubber (RC_{SN})
120-180 Ω @ 100MHz	$(10-20\text{nF} + 3-5\Omega) \times 2$	Not necessary, see note d and e below

Notes:


- ^{a)} For bridge topologies only. R_G could be smaller in single ended topologies.
- ^{b)} Examples of material selection: MPZ2012S***AT000(TDK), BLM21PG***SZ1D(Murata).
- ^{c)} RC_{DCL} should be placed as close as possible to the drain pin. Other decoupling capacitor(s) should be located away from the RC_{DCL} .
- ^{d)} RC_{SN} is needed only if R_G is smaller than recommendations.
- ^{e)} If required, please use 10 Ω +100pF.
- ^{f)} The typical value of R_{GS} is 10k Ω .

8. Package Dimensions



DIM.	Millimeters			DIM.	Millimeters		
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.
A	2.20	2.30	2.35	D11	2.04	2.24	2.44
A1	0.01	-	0.11	E	9.70	9.90	10.10
A2	0.56	0.76	0.96	E1	9.26	9.46	9.66
b	0.60	0.75	0.85	E2	8.10	8.30	8.50
b1	0.60	0.70	0.80	E3	4.75	4.95	5.15
c	0.45	0.55	0.65	E4	0.20	0.40	0.60
c1	0.45	0.50	0.60	e	1.20 BSC		
D	10.00	10.10	10.30	e1	0.60 BSC		
D1	5.47	5.67	5.87	e2	8.40 BSC		
D2	1.80	2.00	2.20	H	14.80	15.00	15.20
D3	4.85	5.05	5.25	K	3.71	3.91	4.11
D4	5.00	5.05	5.13	L	2.25	2.45	2.65
D5	2.08	2.28	2.48	L1	7.30	7.50	7.70
D6	5.17	5.37	5.57	L2	1.30	1.50	1.70
D7	1.80	2.00	2.20	R	0.07	-	-
D8	0.10	0.30	0.50	P	2.90	3.00	3.10
D9	2.42	2.62	2.82	θ	4 °	-	10 °
D10	3.85	4.05	4.25				
TOLT							
GaNNext							
Date : 2023.06				Rev.01			

9. Recommended PCB Land Pattern



10. Part Marking

