

## 700V GaN FET

### 1. Description

The G2N70 series FETs are hybrid normally-off Gallium Nitride (GaN) field effect transistors with the strongest gate and the lowest reverse voltage drop of all wide-band-gap devices in the market. They allow simple gate drive, offer best-in-class performance and outstanding reliability.

#### Features

- Strong gate with a high threshold, no need for negative gate drive, and a high repetitive input voltage tolerance of  $\pm 20V$ .
- Fast turn-on/off speed for reduced cross-over losses.
- Low  $Q_g$  and simple gate drive for lowest driver consumption at high frequencies.
- Lowest  $V_F$  in off-state reverse conduction among all SiC and GaN FETs for low loss during dead-times.
- Negligible  $Q_{rr}$  for outstanding hard-switched bridge applications.
- High spike tolerance of 800V for enhanced reliability.


#### Benefits

- Enable very high conversion efficiencies.
- Enable higher frequency for compact power supplies.
- End-product cost & size savings due to reduced cooling requirements.
- Improved safety & reliability due to cooler operation temperature.
- Higher output power due to the best efficiency and thermal capability.


#### Applications

- High-frequency compact chargers with QR or ACF flyback topologies.
- Half-bridge buck/boost, totem-pole PFC circuits or inverter circuits.
- High-efficiency/High-frequency LLC or other soft-switching topologies.

Datasheet  
Preliminary




Top View



Bottom View

|        |        |
|--------|--------|
| Gate   | 1      |
| Source | 2, Tab |
| Drain  | 3      |



Schematic Symbol

#### Key Performance Parameters

|                                               |      |
|-----------------------------------------------|------|
| $V_{DSS}$ (V)                                 | 700  |
| $V_{DSS(PK)}$ (V) <sup>a)</sup>               | 800  |
| $R_{DS(on), typ}$ (m $\Omega$ ) <sup>b)</sup> | 240  |
| $Q_{oss}$ (nC)                                | 21   |
| $Q_g$ (nC)                                    | 15.6 |

<sup>a)</sup> Duty cycle < 1%, spike duration < 30 $\mu$ s, repetitive for  $\leq 85^\circ C$ , non-repetitive up to  $150^\circ C$

<sup>b)</sup> Dynamic on-resistance



#### Part Number & Package Information

| Part #        | Package   | Package Base |
|---------------|-----------|--------------|
| G2N70R240TC-H | TO-252-3L | Source       |

## 2. Maximum Ratings

| Symbol                            | Parameter                                                                             | Value      |
|-----------------------------------|---------------------------------------------------------------------------------------|------------|
| $V_{DSS}$ (V)                     | Drain-source maximum voltage ( $T_J = -55^{\circ}\text{C}$ to $150^{\circ}\text{C}$ ) | 700        |
| $V_{DSS(PK)}$ (V)                 | Drain-source maximum peak voltage <sup>a)</sup>                                       | 800        |
| $V_{GSS, DC}$ (V)                 | Gate-source maximum voltage                                                           | $\pm 20$   |
| $V_{GSS, AC}$ (V)                 | Gate-source maximum voltage ( $f \geq 50\text{Hz}$ )                                  | $\pm 30$   |
| $P_D$ (W)                         | Maximum power dissipation ( $T_C = 25^{\circ}\text{C}$ )                              | 32         |
| $I_{DS}$ (A)                      | Maximum continuous drain current ( $T_C = 25^{\circ}\text{C}$ )                       | 8          |
|                                   | Maximum continuous drain current ( $T_C = 100^{\circ}\text{C}$ )                      | 5          |
| $I_{DS (pulse)}$ (A)              | Maximum pulsed drain current ( $T_C = 25^{\circ}\text{C}$ ) <sup>b)</sup>             | 30         |
| $T_J$ ( $^{\circ}\text{C}$ )      | Operating junction temperature                                                        | -55 to 150 |
| $T_S$ ( $^{\circ}\text{C}$ )      | Storage temperature                                                                   | -55 to 150 |
| $T_{sold}$ ( $^{\circ}\text{C}$ ) | Reflow soldering temperature <sup>c)</sup>                                            | 260        |

<sup>a)</sup> Duty cycle < 1%, spike duration < 30 $\mu\text{s}$ , repetitive for  $\leq 85^{\circ}\text{C}$ , non-repetitive up to  $150^{\circ}\text{C}$

<sup>b)</sup> Pulse width = 10 $\mu\text{s}$

<sup>c)</sup> Reflow MSL3

## 3. Thermal Characteristics

| Symbol                              | Parameter                                            | Typ. |
|-------------------------------------|------------------------------------------------------|------|
| $R_{thJC}$ ( $^{\circ}\text{C/W}$ ) | Junction-to-case thermal resistance                  | 3.9  |
| $R_{thJA}$ ( $^{\circ}\text{C/W}$ ) | Junction-to-ambient thermal resistance <sup>a)</sup> | 48   |

<sup>a)</sup> Soldered on a PCB of 6cm<sup>2</sup> metal area

## 4. Device Characteristics

$T_J = 25^\circ\text{C}$  unless specified

| Symbol       | Parameter                                      | Min. | Typ. | Max. | Unit          | Test Conditions                                                                                                                                                                            |
|--------------|------------------------------------------------|------|------|------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{GS(th)}$ | Gate threshold voltage                         | 3.1  | 3.6  | 4.1  | V             | $V_{DS} = V_{GS}$ , $I_D = 2.1\text{mA}$                                                                                                                                                   |
| $R_{DS(on)}$ | Drain-source on resistance <sup>a)</sup>       | -    | 240  | 312  | m $\Omega$    | $V_{GS} = 10\text{V}$ , $I_D = 4\text{A}$                                                                                                                                                  |
|              |                                                | -    | 492  | -    | m $\Omega$    | $V_{GS} = 10\text{V}$ , $I_D = 4\text{A}$ , $T_J = 150^\circ\text{C}$                                                                                                                      |
| $I_{DSS}$    | Drain-source leakage current                   | -    | -    | 2    | $\mu\text{A}$ | $V_{DS} = 700\text{V}$ , $V_{GS} = 0\text{V}$                                                                                                                                              |
|              |                                                | -    | 2    | -    | $\mu\text{A}$ | $V_{DS} = 700\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = 150^\circ\text{C}$                                                                                                                  |
| $I_{GSS}$    | Gate-source leakage current                    | -100 | -    | 100  | nA            | $V_{GS} = \pm 20\text{V}$                                                                                                                                                                  |
| $C_{iss}$    | Input capacitance                              | -    | 910  | -    | pF            | $V_{GS} = 0\text{V}$ , $V_{DS} = 400\text{V}$ , $f = 500\text{kHz}$                                                                                                                        |
| $C_{oss}$    | Output capacitance                             | -    | 16   | -    | pF            | $V_{GS} = 0\text{V}$ , $V_{DS} = 400\text{V}$ , $f = 500\text{kHz}$                                                                                                                        |
| $C_{rss}$    | Reverse transfer capacitance                   | -    | 1.5  | -    | pF            | $V_{GS} = 0\text{V}$ , $V_{DS} = 400\text{V}$ , $f = 500\text{kHz}$                                                                                                                        |
| $C_{o(er)}$  | Equivalent output capacitance (energy related) | -    | 24   | -    | pF            | $V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V to } 400\text{V}$                                                                                                                                |
| $C_{o(tr)}$  | Equivalent output capacitance (time related)   | -    | 52   | -    | pF            | $V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V to } 400\text{V}$                                                                                                                                |
| $Q_g$        | Gate charge total                              | -    | 15.6 | -    | nC            | $V_{DS} = 400\text{V}$ , $V_{GS} = 0\text{V to } 10\text{V}$ , $I_D = 4\text{A}$                                                                                                           |
| $Q_{gs}$     | Gate to source charge                          | -    | 4.7  | -    | nC            | $V_{DS} = 400\text{V}$ , $V_{GS} = 0\text{V to } 10\text{V}$ , $I_D = 4\text{A}$                                                                                                           |
| $Q_{gd}$     | Gate to drain charge                           | -    | 4.8  | -    | nC            | $V_{DS} = 400\text{V}$ , $V_{GS} = 0\text{V to } 10\text{V}$ , $I_D = 4\text{A}$                                                                                                           |
| $Q_{oss}$    | Output charge                                  | -    | 20   | -    | nC            | $V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V to } 400\text{V}$                                                                                                                                |
| $t_{d(on)}$  | Turn on delay time                             | -    | 32.6 | -    | ns            | $V_{DS} = 400\text{V}$ , $V_{GS} = 0\text{V to } 12\text{V}$ , $I_D = 4\text{A}$ ,<br>$R_{ON} = 47\Omega$ , $R_{OFF} = 30\Omega$ ,<br>$Z_{FB} = 120\Omega @ 100\text{MHz}$ , see Figure 14 |
| $t_r$        | Rise time                                      | -    | 3.2  | -    | ns            |                                                                                                                                                                                            |
| $t_{d(off)}$ | Turn off delay time                            | -    | 70.1 | -    | ns            |                                                                                                                                                                                            |
| $t_f$        | Fall time                                      | -    | 9.8  | -    | ns            |                                                                                                                                                                                            |

<sup>a)</sup> Dynamic on-resistance

Reverse Device Characteristics,  $T_J = 25^\circ\text{C}$  unless specified

| Symbol        | Parameter                             | Min. | Typ. | Max. | Unit | Test Conditions                                                                              |
|---------------|---------------------------------------|------|------|------|------|----------------------------------------------------------------------------------------------|
| $I_S$         | Reverse current                       | -    | -    | 5    | A    | $V_{GS} = 0V$ , $T_C = 100^\circ\text{C}$ , $\leq 50\%$ duty cycle                           |
| $I_S$ (pulse) | Reverse pulse current                 | -    | -    | 12   | A    | $V_{GS} = 0V$ , $V_{SD} = 6V$ , pulse width $\leq 10\mu\text{s}$ , $T_J = 150^\circ\text{C}$ |
| $V_{SD}$      | Reverse voltage <sup>a)</sup>         | -    | 1.7  | -    | V    | $V_{GS} = 0V$ , $I_S = 5A$                                                                   |
| $t_{rr}$      | Reverse recovery time                 | -    | 16.5 | -    | ns   | $I_S = 4A$ , $V_{DD} = 400V$ , $di/dt = 1000A/\mu\text{s}$                                   |
| $Q_{rr}$      | Reverse recovery charge <sup>b)</sup> | -    | 1.2  | -    | nC   | $I_S = 4A$ , $V_{DD} = 400V$ , $di/dt = 1000A/\mu\text{s}$                                   |

<sup>a)</sup> Including the effect of dynamic on-resistance

<sup>b)</sup> Excluding  $Q_{oss}$

## 5. Typical Characteristics ( $T_c = 25^\circ\text{C}$ unless specified)




Figure 1. Typical Output Characteristics at  $T_J = 25^\circ\text{C}$   
(Parameter:  $V_{GS}$ )




Figure 2. Typical Output Characteristics at  $T_J = 150^\circ\text{C}$   
(Parameter:  $V_{GS}$ )




Figure 3. Typical Transfer Characteristics  
( $V_{DS} = 10\text{V}$ , Parameter:  $T_J$ )







Figure 4. Normalized On-Resistance  
( $I_D = 4\text{A}$ ,  $V_{GS} = 10\text{V}$ )




**Figure 5. Typical Capacitance**  
( $V_{GS} = 0V$ ,  $f = 500kHz$ )



**Figure 6. Typical  $C_{oss}$  Stored Energy**



**Figure 7. Typical Gate Charge**  
( $I_{DS} = 4A$ ,  $V_{DS} = 400V$ )



**Figure 8. Reverse Conduction Characteristics**  
( $-20V \leq V_{GS} \leq 0V$ , Parameter:  $T_J$ )




Figure 9. Power Dissipation




Figure 10. Current Derating  
(Pulse Width  $\leq 10\mu s$ ,  $V_{GS} \geq 10V$ )




Figure 11. Safe Operating Area at  $T_C = 25^\circ C$




Figure 12. Transient Thermal Resistance

## 6. Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

| DO                                                                                     | DO NOT                                                                                     |
|----------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|
| Place gate driver close to the GaN device and separate input traces from output traces | Use long gate drive traces, long lead length and route the output traces next to the input |
| Use gate ferrite bead and dc-link RC snubber                                           | Use close-by decoupling capacitor without series resistor                                  |
| Minimize trace length of the PCB layout for both drive loop and power loop             | Use a traditional differential voltage probe for $V_{gs}$ of high side device              |



## 7. Circuit Implementation

### (1) Flyback Schematic




Figure 13. Simplified flyback schematic

Recommended gate drive: (0V, 12V)

| Ferrite Bead (FB) | $R_{ON}$ | $R_{OFF}$ |
|-------------------|----------|-----------|
| 60-200Ω @100MHz   | 30-200Ω  | 2-10Ω     |

## (2) Half-bridge Schematic




Figure 14. Simplified half-bridge schematic

Recommended gate drive: (0V, 12V) with  $R_{ON} = 47\Omega$ ,  $R_{OFF} = 30\Omega$  <sup>a)</sup>

| Gate Ferrite Bead (FB) <sup>b)</sup> | Required DC Link RC Snubber ( $RC_{DCL}$ ) <sup>c)</sup> |
|--------------------------------------|----------------------------------------------------------|
| 100-300 $\Omega$ @100MHz             | (4.7-10)nF + 5 $\Omega$                                  |

Notes:


<sup>a)</sup> For bridge topologies only.

<sup>b)</sup> Examples of material selection: MPZ2012S\*\*\*AT000(TDK), BLM21PG\*\*\*SZ1D(Murata).

<sup>c)</sup>  $RC_{DCL}$  should be placed as close as possible to the drain pin. Other decoupling capacitors should be located away from the  $RC_{DCL}$ .

<sup>d)</sup> The typical value of  $R_{GS}$  is 10k $\Omega$ .


8. Package Dimensions



| DIM.          | Millimeters |       |         |
|---------------|-------------|-------|---------|
|               | MIN.        | NOM.  | MAX.    |
| A             | 2.20        | 2.30  | 2.40    |
| A1            | 0.00        | 0.075 | 0.15    |
| A2            | 0.97        | 1.02  | 1.07    |
| b             | 0.60        | 0.67  | 0.74    |
| b1            | 0.65        | —     | 1.15    |
| c             | 0.508       | 0.528 | 0.548   |
| c1            | 0.478       | 0.508 | 0.538   |
| D             | 6.00        | 6.10  | 6.20    |
| D1            | 5.15        | 5.25  | 5.35    |
| E             | 6.50        | 6.60  | 6.70    |
| E1            | 5.184       | 5.334 | 5.484   |
| e             | 2.286BSC    |       |         |
| e1            | 4.806       | 4.826 | 4.846   |
| H             | 9.80        | 10.00 | 10.20   |
| H1            | 1.50        | 1.60  | 1.70    |
| h             | 1.15        | 1.25  | 1.35    |
| L             | 1.40        | 1.50  | 1.60    |
| L1            | 2.888REF    |       |         |
| L2            | 0.51BSC     |       |         |
| L3            | 0.80        | 0.90  | 1.00    |
| θ             | 0°          | —     | 10°     |
| TO-252-3L     |             |       |         |
| GaNNext       |             |       |         |
| DATE: 2022.12 |             |       | Rev. 01 |

Lead Finish: Sn Plating


## 9. Recommended PCB Land Pattern



 Footprint

TOP VIEW

Recommended PCB footprint



TOP VIEW

Recommended stencil apertures  
(Based on stencil thickness of 0.130mm)

## 10. Part Marking

