



AOS
SEMICONDUCTOR

产品规格说明书

Product Data Sheet

AOS74HC165D

WEB | www.aossemi.cn 



电源管理IC



通信接口芯片



二三极管



LDO稳压器



逻辑器件



MOSFETs



运算放大器



显示驱动



MCU单片机



光电器件

AOS74HC165D

Data Sheet

Logic Gates

■ General Description

The AOS74HC165 is 8-bit serial or parallel-in/serial-out shift registers. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and $\bar{Q}7$).

When the parallel load input (\bar{PL}) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When \bar{PL} is HIGH data enters the register serially at DS. When the clock enable input (\bar{CE}) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on \bar{CE} will disable the CP input. Inputs are overvoltage tolerant to 15V. This enables the device to be used in HIGH-to-LOW level shifting applications.

■ Features:

- Input levels: For AOS74HC165: CMOS level
- Asynchronous 8-bit parallel load
- Synchronous serial input
- Specified from -40°C to $+85^{\circ}\text{C}$
- Packaging information: DIP16/SOP16/TSSOP16

■ Ordering Information:

Reel packing specifications:

Type number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Packaging quantity	Notes
AOS74HC165DR	SOP16	AOS74HC165	4000 PCS/reel	8000 PCS/box	64000 PCS/pack	Dimensions of plastic enclosure: 10.0mm × 3.9mm Pin spacing: 1.27mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



AOS74HC165D

Data Sheet

Block Diagram And Pin Description




Figure 1. Logic symbol




Figure 2. IEC logic symbol




Figure 3. Functional diagram



AOS74HC165D

Data Sheet





Figure 4. Timing diagram

Pin Configurations



AOS74HC165D

Data Sheet

■ Pin Description

Pin No.	Pin Name	Description
1	$\bar{P}L$	asynchronous parallel load input(active LOW)
2	CP	clock input(LOW-to-HIGH, edge-triggered)
3	D4	parallel data input (also referred to as Dn)
4	D5	parallel data input(also referred to as Dn)
5	D6	parallel data input (also referred to as Dn)
6	D7	parallel data input (also referred to as Dn)
7	$\bar{Q}7$	complementary output from the last stage
8	GND	ground(0V)
9	Q7	serial output from the last stage
10	DS	serial data input
11	D0	parallel data input (also referred to as Dn)
12	D1	parallel data input (also referred to as Dn)
13	D2	parallel data input (also referred to as Dn)
14	D3	parallel data input (also referred to as Dn)
15	$\bar{C}E$	clock enable input(active LOW)
16	V _{CC}	supply voltage

■ Function Table

Operating mode	Input					Qnregister		Output	
	$\bar{P}L$	$\bar{C}E$	CP	DS	D0 to D7	Q0	Q1 to Q6	Q7	$\bar{Q}7$
parallel load	L	X	X	X	L	L	L to L	L	H
	L	X	X	X	H	H	H to H	H	L
serial shift	H	L		l	X	L	q0 to q5	q6	$\bar{Q}6$
	H	L		h	X	H	q0 to q5	q6	$\bar{Q}6$
	H		L	l	X	L	q0 to q5	q6	$\bar{Q}6$
	H		L	h	X	H	q0 to q5	q6	$\bar{Q}6$
hold"do nothing"	H	H	X	X	X	q0	q1 to q6	q7	$\bar{Q}7$
	H	X	H	X	X	q0	q1 to q6	q7	$\bar{Q}7$



AOS74HC165D

Data Sheet

Note:

- [1]For DIP16 packages: above 70°C the value of P_{tot} derates linearly with 12 mW/K.
 [2]For SOP16 packages: above 70°C the value of P_{tot} derates linearly with 8 mW/K.
 [3]For(T)SSOP16 packages: above 60°C the value of P_{tot} derates linearly with 5.5 mW/K.

Electrical Parameter Absolute Maximum Ratings

(Voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V _{CC}	-	-0.5	+7	V
input clamping current	I _{IK}	V _I < -0.5V or V _I > V _{CC} +0.5V	-	± 20	mA
output clamping current	I _{OK}	V _O < -0.5V or V _O > V _{CC} +0.5V	-	± 20	mA
output current	I _O	-0.5V < V _O < V _{CC} +0.5V	-	± 25	mA
supply current	I _{CC}	-	-	50	mA
ground current	I _{GND}	-	-50	-	mA
total power dissipation	P _{tot}	-	-	500	mW
storage temperature	T _{stg}	-	-65	+150	
soldering temperature	T _L	10s	DIP	245	
			SOP	250	

Note:

- [1]For DIP16 packages: above 70°C the value of P_{tot} derates linearly with 12mW/K.
 [2]For SOP16 packages: above 70°C the value of P_{tot} derates linearly with 8mW/K.
 [3]For (T)SSOP16 packages: above 60°C the value of P_{tot} derates linearly with 5.5mW/K.



AOS74HC165D

Data Sheet

Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
AOS74HC165						
supply voltage	V_{CC}	-	2.0	5.0	6.0	V
input voltage	V_i	-	0	-	V_{CC}	V
output voltage	V_o	-	0	-	V_{CC}	V
input transition rise and fall rate	t/ V	$V_{CC}=2.0V$	-	-	625	ns/V
		$V_{CC}=4.5V$	-	1.67	139	ns/V
		$V_{CC}=6.0V$	-	-	83	ns/V
ambient temperature	T_{amb}	-	-40	-	+85	



AOS74HC165D

Data Sheet

Electrical Characteristics

DC Characteristics 1

(Tamb=25°C, voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AOS74HC165							
HIGH-Level input voltage	V _{IH}	V _{CC} =2.0V	1.5	1.2	-	V	
		V _{CC} =4.5V	3.15	2.4	-	V	
		V _{CC} =6.0V	4.2	3.2	-	V	
LOW-Level input voltage	V _{IL}	V _{CC} =2.0V	-	0.8	0.5	V	
		V _{CC} =4.5V	-	2.1	1.35	V	
		V _{CC} =6.0V	-	2.8	1.8	V	
HIGH-Level output voltage	V _{OH}	V _I =V _{IH} or V _{IL}	I _O =-20uA; V _{CC} =2.0V	1.9	2.0	-	V
			I _O =-20uA; V _{CC} =4.5V	4.4	4.5	-	V
			I _O =-20uA; V _{CC} =6.0V	5.9	6.0	-	V
			I _O =-4.0mA; V _{CC} =4.5V	3.98	4.32	-	V
			I _O =-5.2mA; V _{CC} =6.0V	5.48	5.81	-	V
LOW-Level output voltage	V _{OL}	V _I =V _{IH} or V _{IL}	I _O =20uA; V _{CC} =2.0V	-	0	0.1	V
			I _O =20uA; V _{CC} =4.5V	-	0	0.1	V
			I _O =20uA; V _{CC} =6.0V	-	0	0.1	V
			I _O =4.0mA; V _{CC} =4.5V	-	0.15	0.26	V
			I _O =5.2mA; V _{CC} =6.0V	-	0.16	0.26	V
input leakage current	I _I	V _I =V _{CC} or GND; V _{CC} =6.0V	-	-	±0.1	uA	
supply current	I _{CC}	V _I =V _{CC} or GND; I _O =0A; V _{CC} =6.0V	-	-	8	uA	
input capacitance	C _I	-	-	3.5	-	pF	



AOS74HC165D

Data Sheet

DC Characteristics 2

($T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AOS74HC165							
HIGH-Level input voltage	V_{IH}	$V_{CC}=2.0\text{V}$	1.5	-	-	V	
		$V_{CC}=4.5\text{V}$	3.15	-	-	V	
		$V_{CC}=6.0\text{V}$	4.2	-	-	V	
LOW-Level input voltage	V_{IL}	$V_{CC}=2.0\text{V}$	-	-	0.5	V	
		$V_{CC}=4.5\text{V}$	-	-	1.35	V	
		$V_{CC}=6.0\text{V}$	-	-	1.8	V	
HIGH-Level output voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL}	$I_O = -20\mu\text{A}; V_{CC} = 2.0\text{V}$	1.9	-	-	V
			$I_O = -20\mu\text{A}; V_{CC} = 4.5\text{V}$	4.4	-	-	V
			$I_O = -20\mu\text{A}; V_{CC} = 6.0\text{V}$	5.9	-	-	V
			$I_O = -4.0\text{mA}; V_{CC} = 4.5\text{V}$	3.84	-	-	V
			$I_O = -5.2\text{mA}; V_{CC} = 6.0\text{V}$	5.34	-	-	V
LOW-Level output voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_O = 20\mu\text{A}; V_{CC} = 2.0\text{V}$	-	-	0.1	V
			$I_O = 20\mu\text{A}; V_{CC} = 4.5\text{V}$	-	-	0.1	V
			$I_O = 20\mu\text{A}; V_{CC} = 6.0\text{V}$	-	-	0.1	V
			$I_O = 4.0\text{mA}; V_{CC} = 4.5\text{V}$	-	-	0.33	V
			$I_O = 5.2\text{mA}; V_{CC} = 6.0\text{V}$	-	-	0.33	V
input leakage current	I_I	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0\text{V}$	-	-	± 1	μA	
supply current	I_{CC}	$V_I = V_{CC}$ or GND; $I_O = 0\text{A}$; $V_{CC} = 6.0\text{V}$	-	-	80	μA	



AOS74HC165D

Data Sheet

DC Characteristics 3

($T_{amb} = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AOS74HC165							
HIGH-level input voltage	V_{IH}	$V_{CC}=2.0V$	1.5	-	-	V	
		$V_{CC}=4.5V$	3.15	-	-		
		$V_{CC}=6.0V$	4.2	-	-		
LOW-level input voltage	V_{IL}	$V_{CC}=2.0V$	-	-	0.5	V	
		$V_{CC}=4.5V$	-	-	1.35		
		$V_{CC}=6.0V$	-	-	1.8		
HIGH-level output voltage	V_{OH}	$V_I = V_{IH}$ 或 V_{IL}	$I_O = -20\mu A; V_{CC} = 2.0V$	1.9	-	-	V
			$I_O = -20\mu A; V_{CC} = 4.5V$	4.4	-	-	
			$I_O = -20\mu A; V_{CC} = 6.0V$	5.9	-	-	
			$I_O = -4.0mA; V_{CC} = 4.5V$	3.7	-	-	
			$I_O = -5.2mA; V_{CC} = 6.0V$	5.2	-	-	
LOW-level output voltage	V_{OL}	$V_I = V_{IH}$ 或 V_{IL}	$I_O = 20\mu A; V_{CC} = 2.0V$	-	-	0.1	V
			$I_O = 20\mu A; V_{CC} = 4.5V$	-	-	0.1	
			$I_O = 20\mu A; V_{CC} = 6.0V$	-	-	0.1	
			$I_O = 4.0mA; V_{CC} = 4.5V$	-	-	0.4	
			$I_O = 5.2mA; V_{CC} = 6.0V$	-	-	0.4	
input leakage current	I_I	$V_I = V_{CC}$ 或 $GND; V_{CC} = 6.0V$	-	-	± 1.0	μA	
supply current	I_{CC}	$V_I = V_{CC}$ 或 $GND; I_O = 0A, V_{CC} = 6.0V$	-	-	160		



AOS74HC165D

Data Sheet

AC Characteristics 1

($T_{amb}=25^{\circ}\text{C}$, $GND=0\text{V}$, $C_L=50\text{pF}$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit			
AOS74HC165									
propagation delay	t_{pd}	CP, \neg CE to Q7, \neg Q7; see Figure 6	$V_{CC}=2.0\text{V}$	-	52	165	ns		
			$V_{CC}=4.5\text{V}$	-	19	33	ns		
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	16	-	ns		
		\neg PL to Q7, \neg Q7; see Figure 7	$V_{CC}=2.0\text{V}$	-	50	165	ns		
			$V_{CC}=4.5\text{V}$	-	18	33	ns		
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	15	-	ns		
		D7 to Q7, \neg Q7; see Figure 8	$V_{CC}=2.0\text{V}$	-	36	120	ns		
			$V_{CC}=4.5\text{V}$	-	13	24	ns		
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	11	-	ns		
		transition time	t_t	Q7, \neg Q7 output; see Figure 6	$V_{CC}=2.0\text{V}$	-	19	75	ns
					$V_{CC}=4.5\text{V}$	-	7	15	ns
					$V_{CC}=6.0\text{V}$	-	6	13	ns
pulse width	t_w	CP input HIGH or LOW; see Figure 6	$V_{CC}=2.0\text{V}$	80	17	-	ns		
			$V_{CC}=4.5\text{V}$	16	6	-	ns		
			$V_{CC}=6.0\text{V}$	14	5	-	ns		
		\neg PL input LOW; see Figure 7	$V_{CC}=2.0\text{V}$	80	14	-	ns		
			$V_{CC}=4.5\text{V}$	16	5	-	ns		
			$V_{CC}=6.0\text{V}$	14	4	-	ns		
recovery time	t_{rec}	\neg PL to CP, \neg CE; see Figure 7	$V_{CC}=2.0\text{V}$	100	22	-	ns		
			$V_{CC}=4.5\text{V}$	20	8	-	ns		
			$V_{CC}=6.0\text{V}$	17	6	-	ns		
set-up time	t_{su}	\neg DS to CP, CE; see Figure 9	$V_{CC}=2.0\text{V}$	80	11	-	ns		
			$V_{CC}=4.5\text{V}$	16	4	-	ns		
			$V_{CC}=6.0\text{V}$	14	3	-	ns		
		\neg CE to CP and CP to \neg CE; see Figure 9	$V_{CC}=2.0\text{V}$	80	17	-	ns		
			$V_{CC}=4.5\text{V}$	16	6	-	ns		
			$V_{CC}=6.0\text{V}$	14	5	-	ns		
		Dn to \neg PL; see Figure 10	$V_{CC}=2.0\text{V}$	80	22	-	ns		
			$V_{CC}=4.5\text{V}$	16	8	-	ns		
			$V_{CC}=6.0\text{V}$	14	6	-	ns		
hold time	t_h	DS to CP, \neg CE and Dn to \neg PL; see Figure 9	$V_{CC}=2.0\text{V}$	5	2	-	ns		
			$V_{CC}=4.5\text{V}$	5	2	-	ns		
			$V_{CC}=6.0\text{V}$	5	2	-	ns		
		\neg CE to CP and CP to \neg CE; see Figure 9	$V_{CC}=2.0\text{V}$	5	-17	-	ns		
			$V_{CC}=4.5\text{V}$	5	-6	-	ns		
			$V_{CC}=6.0\text{V}$	5	-5	-	ns		



AOS74HC165D

Data Sheet

maximum frequency	f_{\max}	CP input; see Figure 6	$V_{CC}=2.0V$	6	17	-	MHz
			$V_{CC}=4.5V$	30	51	-	MHz
			$V_{CC}=5.0V; C_L=15pF$	-	56	-	MHz
			$V_{CC}=6.0V$	35	61	-	MHz
power dissipation capacitance	C_{PD}	per package; $V_I=GND$ to V_{CC}	-	35	-	pF	

Note:

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.



AOS74HC165D

Data Sheet

AC Characteristics 2

($T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $GND=0V$, $C_L=50pF$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AOS74HC165							
propagation delay	t_{pd}	CP, $\bar{}$ CE to Q7, $\bar{}$ Q7; see Figure 6	$V_{CC}=2.0V$	-	-	205	ns
			$V_{CC}=4.5V$	-	-	41	ns
			$V_{CC}=6.0V$	-	-	35	ns
		$\bar{}$ PL to Q7, $\bar{}$ Q7; see Figure 7	$V_{CC}=2.0V$	-	-	205	ns
			$V_{CC}=4.5V$	-	-	41	ns
			$V_{CC}=6.0V$	-	-	35	ns
		D7 to Q7, $\bar{}$ Q7; see Figure 8	$V_{CC}=2.0V$	-	-	150	ns
			$V_{CC}=4.5V$	-	-	30	ns
			$V_{CC}=6.0V$	-	-	26	ns
transition time	t_t	Q7, $\bar{}$ Q7 output; see Figure 6	$V_{CC}=2.0V$	-	-	95	ns
			$V_{CC}=4.5V$	-	-	19	ns
			$V_{CC}=6.0V$	-	-	16	ns
pulse width	t_w	CP input HIGH or LOW; see Figure 6	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
		$\bar{}$ PL input LOW; see Figure 7	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
recovery time	t_{rec}	PL to CP, $\bar{}$ CE; see Figure 7	$V_{CC}=2.0V$	125	-	-	ns
			$V_{CC}=4.5V$	25	-	-	ns
			$V_{CC}=6.0V$	21	-	-	ns
set-up time	t_{su}	DS to CP, $\bar{}$ CE; see Figure 9	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
		$\bar{}$ CE to CP and CP to $\bar{}$ CE; see Figure 9	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
		Dn to $\bar{}$ PL; see Figure 10	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
hold time	t_h	DS to CP, $\bar{}$ CE and Dn to $\bar{}$ PL; see Figure 9	$V_{CC}=2.0V$	5	-	-	ns
			$V_{CC}=4.5V$	5	-	-	ns
			$V_{CC}=6.0V$	5	-	-	ns
		$\bar{}$ CE to CP—and CP to $\bar{}$ CE; see Figure 9	$V_{CC}=2.0V$	5	-	-	ns
			$V_{CC}=4.5V$	5	-	-	ns
			$V_{CC}=6.0V$	5	-	-	ns



AOS74HC165D

Data Sheet

maximum frequency	f_{max}	CP input; see Figure 6	$V_{CC}=2.0V$	5	-	-	MHz
			$V_{CC}=4.5V$	24	-	-	MHz
			$V_{CC}=6.0V$	28	-	-	MHz

Note:

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.



AOS74HC165D

Data Sheet

Testing Circuit AC Testing Circuit




Figure 5. Test circuit for measuring switching times

Definitions for test circuit:

C_L =load capacitance including jig and probe capacitance.

R_T =termination resistance should be equal to the output impedance Z_0 of the pulse generator.

R_L =Load resistance.

S_1 =Test selection switch.



AOS74HC165D

Data Sheet

AC Testing Waveforms




Figure 6. The clock (CP) or clock enable (CE) to output (Q7 or Q7) propagation delays, the clock pulse width, the maximum clock frequency and the output transition times




Figure 7. The parallel load (PL) pulse width, the parallel load to output (Q7 or Q7) propagation delays, the parallel load to clock (CP) and clock enable (CE) recovery time




Figure 8. The data input (D7) to output (Q7 or Q7) propagation delays when PL is LOW



AOS74HC165D

Data Sheet




Figure 9. The set-up and hold times from the serial data input (DS) to the clock (CP) and clock enable (\overline{CE}) inputs, from the clock enable input (\overline{CE}) to the clock input (CP) and from the clock input (CP) to the clock enable input (\overline{CE})




Figure 10. The set-up and hold times from the data inputs (Dn) to the parallel load input (\overline{PL})

Measurement Points

Type	Input		Output
	V_I	V_M	V_M
AOS74HC165	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$

Test Data


Type	Input		Load		S1 position
	V_M	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}
AOS74HC165	V_{CC}	6ns	15pF, 50pF	1k	open



AOS74HC165D

Data Sheet

Package Information DIP16




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	3.710	4.310	0.146	0.170
A1	0.510		0.020	
A2	3.200	3.600	0.126	0.142
B	0.380	0.570	0.015	0.022
B1	1.524(BSC)		0.060(BSC)	
C	0.240	0.360	0.008	0.014
D	18.800	19.200	0.740	0.756
E	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
e	2.540(BSC)		0.100(BSC)	
L	3.000	3.600	0.118	0.142
E2	8.400	9.000	0.331	0.354



AOS74HC165D

Data Sheet

SOP16



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	9.800	10.200	0.386	0.402
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
	0°	8°	0°	8°

