

## 10-bit DAC Bi-Directional VCM Auto-Focus Driver

### Features

- Power Supply
  - 2.3V to 3.6V power supply
  - Support Power On Reset(POR)
  - Support Power Down(PD) mode
  - Support Thermal Shutdown(TSD)
- Built-In Digital-to-Analog Convertor
  - 10-bit resolution DAC
- Adjustable Maximum Output Current
  - Default current of  $\pm 100\text{mA}/\pm 130\text{mA}$
- Fast Settling Function
  - Support LSC(Linear Slope Control) mode
  - Support VRC(VCM Ringing Control) mode
  - Support VSC(VCM Shaping Control) mode
- 2-Wire I<sup>2</sup>C Serial Interface
  - 1.2V interface available
  - Fast-mode Plus(Fm+) compatible(1Mbit/s)
- Configurable Device Address
  - Default device address of 0x18(7-bit 0x0C)
  - Optional device address of 0x1A, 0x1C, 0x1E(7-bit 0x0D, 0x0E, 0x0F)
- Current Consumption
  - Power Down current less than 1 $\mu$ A
  - Quiescent current less than 0.5mA
- Package Dimension
  - Small 0.4mm pitch WLCSP 0.68mm x 1.08mm x 0.30mm -6B

### General Description

The AW86016 is a bidirectional voice coil motor driver chip, which contains a 10-bit DAC. The operating voltage is from 2.3V to 3.6V. While the maximum output current is totally adjustable by register setting, the default value is  $\pm 100\text{mA}$ .

The AW86016 is controlled through the I<sup>2</sup>C serial interface, and its operating frequency can reach up to 1MHz. The device address of the chip is default 0x18(7-bit 0x0C), and which can be changed by eNVM configuration.

The AW86016 contains Linear Slope Control mode and VCM Ringing Control mode etc. , which allows programmable configuration of output current waveform to minimize mechanical vibration for fast settling, and can be suitable for different types of voice coil motors.

The AW86016 contains power on reset circuit and power off function. The reset circuit ensures that the digital circuit works well when supply power up. The supply current consumption less than 1 $\mu$ A in Power Down mode.

The AW86016 can be used for auto focus applications in mobile cameras, digital still cameras, camcorders and action cameras etc. .

The AW86016 is available in a WLCSP 0.68mm x 1.08mm x 0.30mm -6B package.

### Applications

- Mobile camera
- Digital still camera
- Camcorder
- Security camera
- Web camera
- Nano actuator

## Pin Configuration And Top Mark




Figure 1 AW86016CSR Pin Configuration and Top Mark

## Pin Definition

No.	Name	I/O	Description
A1	GND	-	Ground
A2	VDD	-	Supply Voltage
B1	OUTN	out	H bridge negative output
B2	OUTP	out	H bridge positive output
C1	SDA	inout	I <sup>2</sup> C interface data input/output
C2	SCL	in	I <sup>2</sup> C interface clock input

## Functional Block Diagram




Figure 2 AW86016 Functional Block Diagram

## Typical Application Circuits




Figure 3 Typical Application Circuit of AW86016

### Notice for Typical Application Circuits:

1. Power supply decoupling capacitor (Cd) should be placed as close to the VDD and GND as possible.
2. Pull-up Resistors (Rp) are necessary for IIC transmission.

## Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW86016CSR	-40°C~85°C	WLCSP 0.68mm x 1.08mm x 0.30mm -6B	QS2	MSL1	RoHS+HF	4500 units/ Tape and Reel

## Absolute Maximum Ratings<sup>(NOTE 1)</sup>

Parameters	Range
Supply voltage range $V_{DD}$	-0.3V to 5.5V
Control input voltage range $V_{IN}$	-0.3V to $V_{DD}+0.3V$
Operating free-air temperature range $T_{OPR}$	-40°C to 85°C
Maximum operating junction temperature $T_{JMAX}$	150°C
Storage temperature range $T_{STG}$	-65°C to 150°C
Lead temperature (soldering 10 seconds)	280°C
ESD <sup>(NOTE 2)</sup>	
Test standard(HBM):ESDA/JEDEC JS-001-2017	±2000V
Test standard(CDM):ESDA/JEDEC JS-002-2018	±1500V
Latch-up	
Test standard:JESD78E	+IT:200mA -IT:-200mA

**NOTE1:** Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

**NOTE2:** The human body model is a 100pF capacitor discharged through a 1.5K  $\Omega$  resistor into each pin.

## Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
$V_{DD}$	Power supply voltage	2.3		3.6	V
$V_{IN}$	Control input voltage	0		$V_{DD}$	V
$f_{SCL}$	Serial clock frequency		400	1000	kHz

## Electrical Characteristics

$V_{DD}=2.8V$ ,  $V_{IO}=1.2V$ ,  $T_A=25^{\circ}C$  for typical values (unless otherwise noted)


Parameter		Test condition	Min	Typ	Max	Unit
Overall						
$V_{DD}$	Power supply voltage	On pin VDD	2.3	2.8	3.6	V
$T_{TURNON}$	Supply Turn On Time		0.05		3	ms
$T_{RESTART}$	Re-start Time		1			ms
$T_{DELAY}$	Turn On Delay				2	ms
$I_{QZ}$	Quiescent current	DAC=0x200	0.15	0.20	0.25	mA
$I_Q$	Quiescent current	DAC≠0x200	0.25	0.35	0.45	mA
$I_{PD}$	Power Down current	$V_{DD}=2.8V$	-0.8	0.3	0.8	$\mu A$
$t_{SET}^{(NOTE\ 3)}$	Setup waiting time			400		$\mu s$
Logic input / output (SCL/SDA)						
$I_S$	Input current		-1.0	0.1	1.0	$\mu A$
$V_{IL}$	Logic input low level	SCL/SDA			0.36	V
$V_{IH}$	Logic input high level	SCL/SDA	0.84			V
$V_{OL}$	SDA low level output voltage	SDA, $I_{OL}=12mA$			0.3	V
Driver						
$I_{MAX0}^{(NOTE\ 4)}$	Maximum output current (IMAX=0)	$I_{OUT}=\pm 100mA$	$\pm 95$	$\pm 100$	$\pm 105$	mA
$I_{MAX1}^{(NOTE\ 4)}$	Maximum output current (IMAX=1)	$I_{OUT}=\pm(100+30)mA$	$\pm 123.5$	$\pm 130$	$\pm 136.5$	mA
$I_{SD}$	Shutdown current	$V_n=+1.8V, V_p=-1.8V$	-0.5	0.2	0.5	$\mu A$
Resolution	DAC resolution			10		Bits
$R_{TOTAL}^{(NOTE\ 3)}$	Total output resistance	$I_{OUT}=100mA$			2.5	$\Omega$
$Pos^{(NOTE3,5)}$	INL	Positive Integral Non-Linearity	-4		4	LSB
	DNL	Positive Differential Non-Linearity	-1		1	LSB
$Neg^{(NOTE3,6)}$	INL	Negative Integral Non-Linearity	-4		4	LSB
	DNL	Negative Differential Non-Linearity	-1		1	LSB

NOTE3: Minimum and/or maximum limit is guaranteed by design and by statistical analysis of device characterization data. The specification is not guaranteed by production testing.

NOTE4: Maximum output current can be changed by register setting.

NOTE5: Postive Code is DAC[9:0] = 528~1007.

NOTE6: Negative Code is DAC[9:0] = 16~495.

Figure 4 V<sub>DD</sub> Supply And I2C Interface Timing

## Detailed Functional Description

### POWER UP SEQUENCE




Figure 5 Power Up Sequence

The power on sequence of this device is illustrated in the above figure.

### ADJUSTABLE MAXIMUM OUTPUT CURRENT

The maximum output current of the device is totally adjustable by register setting, the default value is  $\pm 100\text{mA}$ , and the register  $\text{IMAX}[0] - \text{IMAX}$  is a switch of additional current gear.

IMAX	Basic Current	Additional Current	Total Maximum Output Current
0	$\pm 100\text{mA}$	0mA	$\pm 100\text{mA}$
1	$\pm 100\text{mA}$	30mA	$\pm 130\text{mA}$

## OVER TEMPERATURE PROTECTION

The device has automatic temperature protection mechanism which prevents thermal damage to the chip. It is triggered when the junction temperature is larger than the preset temperature high threshold (default=150°C). The output stages will be disabled while Over Temperature Protection (OTP) happens, and will trigger to operate normally again when the junction temperature drops below the preset temperature low threshold (default=120°C). A status monitor is available in register STATUS[4] – TSD, which means Thermal Shutdown (TSD).

## FAST SETTLING FUNCTION

The device supports linear slope series control mode (includes LSC, VSC etc.) and voice coil motor ringing series control mode (includes DLC, VRC etc.), which allows programmable configuration of output current waveform to minimize mechanical vibration for fast settling function, and can be suitable for different types of voice coil motors. A status monitor is available in register STATUS[0] – BUSY, it will automatic trigger to “1” when a control mode is executing, and I<sup>2</sup>C instruction will not respond during the “BUSY” status.

## LSC & VSC SCHEME

In linear slope control (LSC) mode, the output current increase or decrease to the target in several same steps, the whole output current waveform appears as a first-order linear function. While in voice coil motor shaping control (VSC) mode, the output current increase or decrease to the target in several steps as well, but the whole output current waveform appears as a sine trigonometric function.




Figure 6 (a)LSC Scheme (b)VSC Scheme

## DLC & VRC SCHEME

In Dual Level Control (DLC) mode(the same as VRC2 mode), the output current increase or decrease to the target in two steps. Voice coil motor ringing control (VRC) mode is a smart solution for reducing mechanical ringing and achieving very fast settling time, therefore it reduces autofocus response time and enhances image quality. VRC mode incorporates a wide band of tolerance around the vibration period of the VCM to compensate for manufacturing variability in the mechanical vibration period ( $T_{vib}$ ) of VCM. The device offers different VRC modes which are trade-off operation time and tolerance. Customer can select the appropriate VRC mode to fit different specifications of voice coil motors.




Figure 7 Control Mode Setting Time

Control Mode	Operation Time <sup>(NOTE 7)</sup>	Frequency Tolerance <sup>(NOTE 8)</sup>
DIRECT	-	-
VRC2	$T_{vib} \times 0.48$	$\pm 9\%$
VRC3	$T_{vib} \times 0.72$	$\pm 19\%$
SLSC	$T_{vib} \times 1.0$	$\pm 31\%$
VSC	$T_{vib} \times 1.0$	$\pm 34\%$
VCR4	$T_{vib} \times 1.20$	$\pm 37\%$
VCR5	$T_{vib} \times 1.64$	$\pm 43\%$

NOTE7:  $T_{vib}$  means the mechanical vibration period of voice coil motors.

NOTE8: Tolerance can be changed by mechanical characteristics of different voice coil motors.

## I<sup>2</sup>C INTERFACE

This device supports the I<sup>2</sup>C serial bus and data transmission protocol in Fast-mode(Fm) at 400kHz and fast-mode plus(Fm+) at 1MHz. This device operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of 1k~10kΩ and the typical value is 4.7kΩ. This device can support different high level (1.8V~3.6V) of this I<sup>2</sup>C interface.

## DEVICE ADDRESS

The default device address of the chip is 0x18(7-bit 0x0C), and which can be changed by the factory, the other permitted I<sup>2</sup>C addresses are 0x1A, 0x1C, 0x1E(7-bit 0x0D, 0x0E, 0x0F).

## DATA VALIDATION

When SCL is high level, SDA level must be stable. SDA can be changed only when SCL is low level.





Figure 8 Data Validation Diagram

**I<sup>2</sup>C START/STOP**


I<sup>2</sup>C start: SDA changes from high level to low level when SCL is high level.

I<sup>2</sup>C stop: SDA changes from low level to high level when SCL is high level.

Figure 9 I<sup>2</sup>C Start/Stop Condition Timing**ACKNOWLEDGE(ACK)**

ACK means the successful transfer of I<sup>2</sup>C bus data. After master sends an 8-bit data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8-bit data, releases the SDA and waits for ACK from master. If ACK is send and I<sup>2</sup>C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I<sup>2</sup>C stop.

Figure 10 I<sup>2</sup>C ACK Timing

## WRITE PROCESS

Writing process refers to the master device write data into the slave device. In this process, the transfer direction of the data is always unchanged from the master device to the slave device. All acknowledgment bits are transferred by the slave device, in particular, the device as the slave device, the transmission process in accordance with the following steps, as shown in the following figure.

1. Master device generates START state. The START state is produced by pulling the data line SDA to a low level when the clock SCL signal is a high level.
2. Master device transmits the 7-bits device address of the slave device, and followed by the "read / write" flag ( $R/\overline{W} = 0$ );
3. The slave device asserts an acknowledgment bit (ACK) to confirm whether the device address is correct;
4. The master device transmits the 8-bits register address to which the first data byte will written;
5. The slave device asserts an acknowledgment (ACK) bit to confirm the register address is correct;
6. Master sends 8-bits of data to register which needs to be written;
7. The slave device asserts an acknowledgment bit (ACK) to confirm whether the data is sent successfully;
8. If the master device needs to continue transmitting data by sending another pair of data bytes, just need to repeat the sequence from step 6~7. In the latter case, the targeted register address will have been auto-incremented by the device.
9. The master device generates the STOP state to end the data transmission.




Figure 11 Writing process

## READ PROCESS

Reading process refers to the slave device reading data back to the master device. In this process, the direction of data transmission will change. Before and after the change, the master device sends START state and slave address twice, and sends the opposite "read/write" flag. As the slave device, the transmission process carried out by following steps listed in the following figure.

1. Master device generates START state. The START state is produced by pulling the data line SDA to a low level when the clock SCL signal is a high level.
2. Master device transmits the 7-bits device address of the slave device, and followed by a "read / write" flag ( $R/\overline{W} = 0$ );
3. The slave device asserts an acknowledgment bit (ACK) to confirm whether the device address is correct;
4. The master device transmits the register address to make sure where the first data byte will read;
5. The slave device asserts an acknowledgment (ACK) bit to confirm whether the register address is

correct or not;

6. The master device restarts the data transfer process by continuously generating STOP state and START state or a separate Repeated START;
7. Master sends 7-bits address of the slave device and followed by a read / write flag ( $R/\bar{W} = 1$ ) again;
8. The slave device asserts an acknowledgment (ACK) bit to confirm whether the register address is correct or not;
9. Master transmits 8-bits of data to register which needs to be read;
10. The slave device sends an acknowledgment bit (ACK) to confirm whether the data is sent successfully, but no need for an acknowledgment bit (NOACK) in the last data transmission process;
11. The device automatically increment register address once after sent each acknowledgment bit (ACK);
12. The master device generates the STOP state to end the data transmission.




Figure 12 Reading process

**PC TIMING FEATURE**

Parameter			Fast mode			Super-fast mode			Unit
No.	Symbol	Name	Min	Typ	Max	Min	Typ	Max	
1	$f_{SCL}$	SCL Clock frequency		400			1000		kHz
2	$t_{LOW}$	SCL Low level Duration	1.3			0.5			$\mu s$
3	$t_{HIGH}$	SCL High level Duration	0.6			0.26			$\mu s$
4	$t_{RISE}$	SCL, SDA rise time			0.3			0.12	$\mu s$
5	$t_{FALL}$	SCL, SDA fall time			0.3			0.12	$\mu s$
6	$t_{SU:STA}$	Setup time SCL to START state	0.6			0.3			$\mu s$
7	$t_{HD:STA}$	(repeat-start) start condition hold time	0.6			0.3			$\mu s$
8	$t_{SU:STO}$	Stop condition setup time	0.6			0.26			$\mu s$
9	$t_{BUF}$	Time between start and stop condition	1.3			0.5			$\mu s$
10	$t_{SU:DAT}$	SDA setup time	0.1			0.05			$\mu s$
11	$t_{HD:DAT}$	SDA hold time	0			0			ns




Figure 13 SCL and SDA timing relationships in the data transmission process




Figure 14 The timing relationship between START and STOP state

**REGISTER LIST**

Addr	Name	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default	
0x00	IC_INFO	RO	IC_MANU_ID				IC_MODEL				0x15	
0x01	IC_VER	RO					IC_VER				0x01	
0x02	CONTROL	RW							RING	SPD	0x00	
0x03	CODE_H	RW					CODE_H				0x02	
0x04	CODE_L	RW	CODE_L									0x00
0x05	STATUS	RO			HSD	OTP			EF_DONE	BUSY	0x00	
0x06	ALG_MODE	RW	VRC_MODE						DIV_H		0x00	
0x07	DIV	RW	DIV_L		VRCT						0x60	
0x10	IMAX	RW									IMAX	0x30

RO: Read Only

RW: Read and Write available

**SET UP METHOD**

Here gives some examples of set up sequence, more details please refer to “Register Detailed Description”.

The IIC Device Address of the device is default 0x18(7-bit 0x0C), and other options are available: 0x1A, 0x1C, 0x1E(7-bit 0x0D, 0x0E, 0x0F).

Control Mode	Operate Seq.	Device Addr.	Register Addr.	Register Data	Description
Power Down	1	0x18	0x02	0x01	Enter Power Down Mode
Direct	1	0x18	0x02	0x00	Set RING to 1'b0
	2	0x18	0x06	0x00	Set Direct Mode
	3	0x18	0x03,0x04	CODE[9:0]	VCM Drive
VRC3	1	0x18	0x02	0x02	Set RING to 1'b1
	2	0x18	0x06	0x40/0x41	Set VRC3 Mode & Period Divider
	3	0x18	0x07	DIV_L & VRCT[6:0]	Set Period Divider & Time Step
	4	0x18	0x03,0x04	CODE[9:0]	VCM Drive

**REGISTER DETAILED DESCRIPTION**

IC INFO: Address(0x00)				
Bit	Symbol	R/W	Description	Default
7:4	IC_MANU_ID	RO	Mid Mount Mode Chip ID	0x1
3:0	IC_MODEL	RO	Fixed in DIGITAL_TOP	0x5

IC_VER: Address(0x01)				
Bit	Symbol	R/W	Description	Default
7:4	Reserved	RO	Not used	0
3:0	IC_VER	RO	IC Version Fixed in ANALOG_TOP	0x1

CONTROL: Address(0x02)				
Bit	Symbol	R/W	Description	Default
7:2	Reserved	RW	Not used	0
1	RING	RW	Ringing Control Enable RING      VRC_MODE[1:0]      MODE 0            00                          Direct 0            01                          VSC(SINE) 0            10                          LSC(LSC1) 0            11                          SLSC 1            00                          VRC2 1            01                          VRC3 1            10                          VRC4 1            11                          VRC5	0x0
0	SPD	RW	Soft Reset (PD Mode) 0: Work(Release Soft Shutdown) 1: Soft Shutdown, go into PD Mode	0x0

CODE_H: Address(0x03)				
Bit	Symbol	R/W	Description	Default
7:2	Reserved	RW	Not used	0
1:0	CODE_H	RW	10bit DAC Code bit8~bit9 bit9: Mid Mount Mode Direction Control 0: Negative direction 1: Positive direction	0x2

CODE_L: Address(0x04)				
Bit	Symbol	R/W	Description	Default
7:0	CODE_L	RW	10bit DAC Code bit0~bit7 (trig byte) Negative output current = $-(512 - \text{CODE}[8:0]) \times (100\text{mA} / 511)$ [mA] Positive output current = $\text{CODE}[8:0] \times (100\text{mA} / 511)$ [mA] OUTN & OUTP(DAC output) is updated when address 0x04 is written.	0x00

STATUS: Address(0x05)				
Bit	Symbol	R/W	Description	Default
7:6	Reserved	RO	Not used	0
5	HSD	RO	Hard Reset 0: Hard Shutdown 1: Work	0x0
4	OTP	RO	Thermal Shutdown State Monitor (Over Temperature Protect Flag) 0: Work 1: Thermal Shutdown	0x0
3:2	Reserved	RO	Not used	0
1	EF_DONE	RO	Efuse Initial Load Done Signal 0: efuse data unprepared 1: efuse initial load data done	0x0
0	BUSY	RO	Indicate the chip is busy generating wave BUSY bit should be "L" when "CODE_H and CODE_L" registers are written. During ringing control operation, the BUSY bit is "H" and the I2C write commands to registers except SPD bit of 0x02 are ignored.	0x0

ALG_MODE: Address(0x06)				
Bit	Symbol	R/W	Description	Default
7:6	VRC_MODE	RW	VCM Ringing Control(VRC) Mode Selection RING            VRC_MODE[1:0]        MODE 0                00                                Direct 0                01                                VSC(SINE) 0                10                                LSC(LSC1) 0                11                                SLSC 1                00                                VRC2 1                01                                VRC3 1                10                                VRC4 1                11                                VRC5	0x0
5:1	Reserved	RO	Not used	0
0	DIV_H	RW	Time Step Scaling Factor (Period Divider) bit2 3'b0 00: Tvib x 2 3'b0 01: Tvib x 1 (default) 3'b0 10: Tvib x 0.5 3'b0 11: Tvib x 0.25 3'b1 00: Tvib x 8 3'b1 01: Tvib x 4 else        : Tvib x 1 (reserved default)	0x0

DIV: Address(0x07)				
Bit	Symbol	R/W	Description	Default
7:6	DIV_L	RW	Time Step Scaling Factor (Period Divider) bit0~bit1 3'b0 00: Tvib x 2 3'b0 01: Tvib x 1 (default) 3'b0 10: Tvib x 0.5 3'b0 11: Tvib x 0.25 3'b1 00: Tvib x 8 3'b1 01: Tvib x 4 else        : Tvib x 1 (reserved default)	0x1
5:0	VRCT	RW	Mid Mount Mode Time Step Setting VRC Setting Time = Tvib = ( 6.3ms + VRCT[5:0] x 0.1ms ) x DIV[2:0]        (1.575ms~100.8ms) LSC Step Time = ( 252us + VRCT[5:0] x 4 us ) x DIV[2:0] (63us~4032us)	0x20

IMAX: Address(0x10)				
Bit	Symbol	R/W	Description	Default
7:1	Reserved	RW	Not used	0x30
0	IMAX	RW	Maximum Output Current 0: ±100mA(default) 1: ±100mA(default) ±30mA = ±130mA	0x0

## Application Information


### CAPACITOR SELECTION

Recommend decoupling capacitor (Cd) value is at least 1 $\mu$ F.

### RESISTOR SELECTION

Recommend pull-up resistor (Rp) value is 1k $\Omega$ @f<sub>SCL</sub>=1000kHz or 4.7k $\Omega$ @f<sub>SCL</sub>=400kHz.

## PCB Layout Consideration




**Figure 15 AW86016 PCB Layout Placement**


To obtain the optimal performance, PCB layout should be considered carefully. Here are some guidelines:

1. The decoupling capacitor Cd should be placed close to the chip VDD and GND on the same layer as the chip to ensure the best filtering effect.
2. I<sup>2</sup>C bus should be surrounded by GND as much as possible.
3. VDD, OUTN, OUTP should be routed as thick as possible after exiting from the pad to meet the overcurrent capability; VDD, OUTN, OUTP must be routed to meet at least 250mA of current.

### Tape And Reel Information



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE






Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

#### DIMENSIONS AND PIN1 ORIENTATION

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
179.00	9.00	0.78	1.21	0.38	2.00	4.00	4.00	8.00	Q1


All dimensions are nominal

Package Description



Unit: mm

Land Pattern Data



Unit: mm

## Revision History

Version	Date	Change Record
V1.0	Aug. 2023	Officially released.
V1.1	Apr. 2025	Add VDD Supply And I2C Interface Timing Update the description of electrical properties Update design assurance

Awinic Confidential

## Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.