

## 24MHz 32-bit MCU for Audio-Sync Light

### FEATURES

- AECQ-100 Grade 2: -40~105°C
- 24MHz 32-bit MCU
- 4KB LDROM, 60KB Flash, 16KB SRAM
- 100k SPS 14-bit SAR ADC  
10 channels differential input  
Support PGAs of 1, ..., 2048 gain
- CRC32 and High-speed divider
- 2 x 32-bit timer,
- 2 watch-dog
- 1MHz I<sup>2</sup>C
- UART
- 16 GPIOs
- Power-on reset, Low voltage detection
- Low voltage reset and temperature detection
- Support In-System Programming (ISP) & In-Circuit Programming (ICP)
- Low power mode
- QFN 5.0mmX5.0mmX0.75mm-40L package

### GENERAL DESCRIPTION

AW32F010QNR -Q1 is a 24MHz 32-bit MCU for audio synchronized light. It has embedded 60k byte program flash (APROM), 4k byte boot program space LDROM, 16k byte SRAM. It integrated timers, watchdogs, 1 AFE module, 1 I<sup>2</sup>C module, 1 UART module and 1 GPIO module.

AW32F010QNR-Q1 support ISP (In-System Programming) and ICP (In-Circuit Programming). System startup interval is configurable, and it can be configured to boot from ROM, LDROM or SRAM.

### APPLICATIONS

Audio Synchronized with Light

Typical Application Circuit




Figure 1 AW32F010QNR-Q1 Typical Application Circuit for Audio Synchronized Light

## Pin Configuration And Top Mark




Figure 2 AW32F010QNR-Q1 Pin Configuration and Top Mark

## Pin Definition

No	NAME	DESCRIPTION
1	AVDD	Analog power
2	VS	VS Regulated output
3	NC	Not Connected
4	NC	Not Connected
5	INP2	Audio Channel 2 Positive Input
6	INN2	Audio Channel 2 Negative Input
7	INP0	Audio Channel 0 Positive Input
8	INN0	Audio Channel 0 Negative Input
9	INP3	Audio Channel 3 Positive Input
10	INN3	Audio Channel 3 Negative Input
11	INP1	Audio Channel 1 Positive Input
12	INN1	Audio Channel 1 Negative Input
13	INP4	Audio Channel 4 Positive Input
14	INN4	Audio Channel 4 Negative Input
15	INP9	Audio Channel 9 Positive Input
16	INN9	Audio Channel 9 Negative Input
17	INP6	Audio Channel 6 Positive Input
18	INN6	Audio Channel 6 Negative Input
19	INP7	Audio Channel 7 Positive Input
20	INN7	Audio Channel 7 Negative Input
21	GPIO15/ SWDIO	GPIO15, push-pull output / SW DEBUG DATA
22	GPIO14/ SWCLK	GPIO14, push-pull output / SW DEBUG CLK
23	GPIO13/ SDA0/ RXD0	GPIO13, open-drain output / I <sup>2</sup> C DATA/ UART0 RXD
24	GPIO12/ SCL0/ TXD0	GPIO12, open-drain output / I <sup>2</sup> C CLK/ UART0 TXD
25	GPIO11/ TXD0 / INP11	GPIO11, open-drain output / UART0 TXD / Audio Channel 11 Positive Input
26	GPIO10/ RXD0/ INN11	GPIO10, open-drain output / UART0 RXD / Audio Channel 11 Negative Input
27	GPIO9	GPIO9, open-drain output

28	GPIO8 / INP10	GPIO8, open-drain output / Audio Channel 10 Positive Input
29	GPIO7 / INN10	GPIO7, open-drain output / Audio Channel 10 Negative Input
30	GPIO6/ INCLK	GPIO6, open-drain output / External clock input pin
31	GPIO5	GPIO5, open-drain output
32	GPIO4	GPIO4, open-drain output
33	GPIO3/ VS3	GPIO3, push-pull output / VS3 output
34	GPIO2/ VS2	GPIO2, push-pull output / VS2 output
35	GPIO1/ VS1	GPIO1, push-pull output / VS1 output
36	GPIO0/ VS0	GPIO0, push-pull output / VS0 output
37	DVDD	Digital power
38	VREG	LDO output pin, needs to be connected to 1 $\mu$ F capacitor
39	RST	Reset input, active high
40	NC	Not Connected
	GND	Ground

Functional Block Diagram




Figure 3 AW32F010QNR-Q1 Function Block Diagram

## Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW32F010QNR-Q1	-40°C~105°C	WBQFN 5.0mmX5.0mmX 0.75mm-40L	WZUX	MSL3	ROHS+HF	3000 units/ Tape and Reel

Awinic Confidential

## Absolute Maximum Ratings<sup>(NOTE1)</sup>

Parameter	Range
Supply Voltage AVDD	-0.3V to 6.0V
Supply Voltage DVDD	-0.3V to 6.0V
INP, INN, GPIO	-0.3V to VDD+0.3V
Digital power supply VREG	-0.3V to 1.65V
Package Thermal Resistance $\theta_{JA}$	60°C/W
Ambient Temperature Range	-40°C to 105°C
Maximum Junction Temperature $T_{JMAX}$	150°C
Storage Temperature Range $T_{STG}$	-65°C to 150°C
Lead Temperature (Soldering 10 Seconds)	260°C
ESD Rating <sup>(NOTE 2 3)</sup>	
HBM (Human Body Model)	±2000V
CDM(Charge Device Model)	±1500V
Latch-up	
Test Condition: AEC_Q100-004-Rev-C	+IT: 200mA -IT: -200mA

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE 2: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. Test method: AEC-Q100-002-RevE.

NOTE 3: Charge Device Model test method: AEC-Q100-011-RevD.

## Recommended Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
AVDD	Analog supply voltage	2.5	3.3	5.5	V
DVDD	Analog supply voltage	2	3.3	5.5	V
C <sub>AVDD</sub>	Input capacitance		2.2		μF
C <sub>DVDD</sub>	Input capacitance		2.2		μF
C <sub>VS1</sub>	VS Decoupling capacitor	1			μF
C <sub>REG1</sub>	VREG Decoupling capacitor	1			μF
T <sub>A</sub>	Operating free-air temperature range	-40	25	105	°C

## Electrical Characteristics

AVDD=3.3V, DVDD=3.3V, RST=0, TA=25°C for typical values (unless otherwise noted)

Parameter		Test Conditions	Min	Typical	Max	Unit
AVDD	Analog supply voltage		2.5		5.5	V
DVDD	Digital supply voltage		2		5.5	V
V <sub>IH</sub>	Logic input high level		1.35			V
V <sub>IL</sub>	Logic input low level				0.39	V
V <sub>OL</sub>	Logic output low level	I <sub>OUT</sub> =0.8mA			0.4	V
V <sub>OH</sub>	Logic output high level	I <sub>OUT</sub> =0.8mA	AVDD -0.4			V
I <sub>SD</sub> <sup>(1)</sup>	Shutdown current	RST =3.3V		0.03	2	μA
I <sub>LP1</sub>	Power down mode supply current	POR+LOSC Turn on		3		μA
I <sub>LP2</sub>	Deep sleep mode supply current	POR+LOSC+LDO Turn on		7		μA
I <sub>LP3</sub>	Sleep mode supply current	CPU Power consumption in sleep mode		1.2		mA
I <sub>Q</sub>	Quiescent current			4.5		mA
T <sub>SD</sub>	Over temperature protection threshold			160		°C
T <sub>SDR</sub>	Over temperature protection recovery threshold			130		°C
24MHz HOSC						
F <sub>HOSC</sub>	HOSC working frequency			24		MHz
R <sub>HOSC</sub>	HOSC Accuracy		-2		2	%
35kHz LOSC						

Parameter		Test Conditions	Min	Typical	Max	Unit
F <sub>LOSC</sub>	LOSC working frequency			35		kHz
R <sub>LOSC</sub> <sup>(4)</sup>	LOSC Accuracy		-15		15	%
14bit SAR ADC						
V <sub>ADIN</sub> <sup>(4)</sup>	Input voltage		0		AVDD	V
V <sub>REF</sub>	ADC Reference voltage			AVDD		V
F <sub>ADC</sub>	Conversion rate			100		Ksps
PGA(Signal input path )						
V <sub>CM</sub> <sup>(4)</sup>	Common mode input voltage		0.1		AVDD -1	V
V <sub>DM</sub> <sup>(4)</sup>	Differential input voltage				AVDD / GPGA	V
G <sub>PGA</sub> <sup>(4)</sup>	PGA gain		1		2048	
GE	Gain error			10		%
R <sub>IN</sub>	Differential input impedance			17		MΩ
ISOch-ch	Channel isolation			80		dB
CMRR	Common mode rejection ratio	1.5 mVPP on IN, 200Hz		105		dB
PSRR	Power supply rejection ratio	200Hz		50		dB
V <sub>OS</sub>	Input offset voltage			±1		mV
DAC						
R <sub>DAC</sub>	Resolution			12		bit
M <sub>DAC</sub>	Monotonic			11		bit

Parameter		Test Conditions	Min	Typical	Max	Unit
$V_{EOSI}^{(4)}$	Equivalent offset calibration range		- 540 *K <sup>(2)</sup>		+540* K <sup>(2)</sup>	mV
LDO						
$V_{REG}$	LDO output voltage		1.35	1.5	1.65	V
$C_{REG}$	LDO Decoupling capacitor		1			μF
VS						
$V_S^{(4)}$	VS output voltage		2.4		3.1	V
$C_{VS}$	VS Decoupling capacitor		1			μF
$I_{VSH}^{(3)}$	High supply current of VS turns on			100		mA
UVLO						
$V_{UV}$	Undervoltage detection voltage			2.3		V
$V_{UVH}$	Under-voltage protection hysteresis voltage			100		mV
POR						
$V_{POR}$	Power-on reset voltage			1.6		V
TS						
$T_R$	Temperature detection range		-40		85	°C
$R_{TS}^{(4)}$	Temperature detection accuracy		-3		3	°C

(1) Does not include reset leakage

(2)  $K = (VS/3) * K_{pga}$ . ( $K_{pga} = 1$  ( $G_{pga1} \leq 64$ ),  $K_{pga} = 1/2$  ( $G_{pga1} = 128$ ),  $K_{pga} = 1/4$  ( $G_{pga1} = 256$ ))

(3) High supply current pulse of VS turns on less than 60μs

(4) Minimum and/or maximum limit is guaranteed by design and by statistical analysis of device characterization data. The specification is not guaranteed by production testing.

I<sup>2</sup>C Interface TIMING

No.	Symbol	Parameter Name	Super-fast mode			UNIT
			MIN	TYP	MAX	
1	f <sub>SCL</sub>	SCL Clock frequency		400	1000	kHz
2	t <sub>LOW</sub>	SCL Low level Duration	0.5			μs
3	t <sub>HIGH</sub>	SCL High level Duration	0.3			μs
4	t <sub>RISE</sub>	SCL, SDA rise time			0.1	μs
5	t <sub>FALL</sub>	SCL, SDA fall time			0.1	μs
6	t <sub>SU:STA</sub>	Setup time SCL to START state	0.3			μs
7	t <sub>HD:STA</sub>	(Repeat-start) Start condition hold time	0.3			μs
8	t <sub>SU:STO</sub>	Stop condition setup time	0.3			μs
9	t <sub>BUF</sub>	the Bus idle time START state to STOP state	0.5			μs
10	t <sub>SU:DAT</sub>	SDA setup time	0.1			μs
11	t <sub>HD:DAT</sub>	SDA hold time	10			ns




Figure 4 SCL and SDA timing relationships in the data transmission process




Figure 5 The timing relationship between START and STOP state

## I<sup>2</sup>C Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a start condition, a number of byte transfers (set by the software) and a stop condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

I<sup>2</sup>C Register address is 32-bit and register data is 32-bit. Note that I<sup>2</sup>C also support 8-bit data transfer.

### Writing

process of I<sup>2</sup>C is showed as below picture.




Figure 6 I<sup>2</sup>C Write Byte Cycle

## I<sup>2</sup>C Read Cycle

I<sup>2</sup>C supports read operation data format with repeated start conditions, so there are two formats of I<sup>2</sup>C read operations. Read process of I<sup>2</sup>C is showed as below picture




Figure 7 I<sup>2</sup>C Read Byte Cycle

## Detailed Functional Description

### Low-power Modes

Hardware low-power power management and low-power policy control are integrated in AW32F010QNR-Q1. This chip can be woken up by the 5V SWDT interrupt in low-power mode. This chip can also be woken up by I<sup>2</sup>C interrupt, GPIO interrupt, UART interrupt, timing interrupt and watchdog interrupt in DEEP SLEEP mode.

### Power on and Power down Sequence

The power on and power down sequence of this device is illustrated in the following figure:




Figure 8 Power On and Power Down Sequence

### 24MHz 32-bit MCU

The processor of AW32F010QNR-Q1 is a 32-bit multi-level configurable RISC processor. It has AMBA-AHB-Lite interface and Nested Vectored Interrupt Controller (NVIC), with optional hardware debugging function, can execute. This processor supports two operation modes Thread mode Handler mode. When an exception occurs, the processor enters Handler mode. Exception return can only occur in Handler mode. When reset, the processor will enter Thread mode, the processor can also enter Thread mode when an abnormal return.




Figure 9 AW32F010QNR-Q1 core

## Flash

AW32F010QNR-Q1 integrates 60Kbytes Flash Memory and Flash controller based on AHB bus, supports multiple erasing, can realize Flash whole piece, block erasing, single word, multi-word programming, the maximum support for single programming 64 bytes. Flash content can be read directly through the AHB bus.

The AW32F010QNR-Q1 integrates 60Kbytes Flash Memory and Flash controller based on AHB bus. The Flash can be erased multiple times, and it can be erased whole, block. The Flash supports single word, multi-word programming, the maximum support for single programming 64 bytes. The Flash can be read directly through the AHB bus.

## AW32F010QNR-Q1 Core Features

The system supports little-endian data access and provides a single instruction 32-bit hardware multiplier.

NVIC provides 32 external interrupts with 4-level interrupt priority. There is a dedicated non-maskable interrupt NMI. The system supports level and pulse interrupt trigger. Interrupt wakeup register WIC, support ultra-low power sleep mode.

Debug: there are 4 hardware breakpoints, 2 observation points, program count sampling register for non-invasive code analysis, single-step vector capture capability.

Bus interface: The system provides a single 32-bit AMBA-3, AHB-lite system interface that integrates all system peripherals and memory and Single 32-bit slave port supporting DAP (Debug Access Port).

- Low gate count processor with the following features
  - ◆ Thumb-2 technology
  - ◆ 24-bit systick timer
  - ◆ 32-bit hardware divider
  - ◆ Supports little-endian data access
  - ◆ Deterministic, fixed delay interrupt handling capability
  - ◆ Abnormal mode (C-ABI) compatible with C application binary interface, allowing users to

implement interrupt handling with pure C language functions

- ◆ Use wait for interrupt (WFI), wait for event instruction (WFE), or directly enter low-power sleep mode when returning from interrupt
- NVIC characteristics
  - ◆ 32 external interrupt inputs, each with 4 priority levels
  - ◆ Non-maskable interrupt input
  - ◆ Supporting level and pulse trigger interrupt
  - ◆ Interrupt wake controller (WIC), supporting ultra-low power sleep mode
- Bus interface
  - ◆ Single 32-bit AMBA-3, AHB-Lite system interface provides convenient integration for all system peripherals and memory
  - ◆ Single 32-bit slave port supporting DAP (Debug Access Port)
- Debug
  - ◆ 4 hardware breakpoints
  - ◆ 2 observation points
  - ◆ Program count sampling register for non-intrusive code (PCSR)
  - ◆ Single step and vector capture capabilities

## System Memory Map

The chip provides 4G byte addressing space, only supports little-endian data format, unified addressing of ROM, SRAM and controller registers.

Flash memory space		
0x0100_1000 – 0x0100_FFFF	FLASH_BA	FLASH Memory space (60KB)
LDROM memory space		
0x0100_0000– 0x0100_0FFF	LDROM_BA	LDROM Memory space (4KB)
ROM memory space		
0x1000_0000– 0x1000_0FFF	ROM_BA	ROM Memory space (4KB)
SRAM memory space		
0x2000_0000 – 0x2000_3FFF	SRAM_BA	SRAM Memory space (16KB)
AHB controller memory space (0x5000_0000 – 0x502F_FFFF)		
0x5000_0000 – 0x5000_1FFF	GCR_BA	System Management Control Register
0x5000_2000 – 0x5000_23FF	PWR_BA	Power Management Unit Register (Contains SWDT function register)
0x5000_2400 – 0x5000_27FF	RST_BA	Reset management unit register
0x5000_2800 – 0x5000_2BFF	CLK_BA	Clock management unit register
0x5000_C000 – 0x5000_DFFF	FMC_BA	Flash Memory control register
0x5000_E000 – 0x5000_FFFF	RMC_BA	SRAM Memory control register

0x5001_4000 – 0x5001_7FFF	HDIV_BA	Hardware divider control register
0x5002_4000 – 0x5002_7FFF	CRC_BA	CRC control register
APB controller memory space (0x4000_0000 – 0x401F_FFFF)		
0x4000_0000 – 0x4000_0FFF	WDT0_BA	Watchdog0 control register
0x4000_1000 – 0x4000_1FFF	WDT1_BA	Watchdog1 control register
0x4000_3000 – 0x4000_3FFF	UART0_BA	UART0 control register
0x4000_4000 – 0x4000_4FFF	TMR0_BA	Timer 0 control register
0x4000_5000 – 0x4000_5FFF	TMR1_BA	Timer 1 control register
0x4000_6000 – 0x4000_6FFF	I2C_BA	I2C Interface control register
0x4000_8000 – 0x4000_8FFF	AFE0_BA	AFE0 control register
0x4000_9000 – 0x4000_9FFF	GPIOA_BA	GPIOA control register
System control space (SCS) (0xE000_E000 – 0xE000_EFFF)		
0xE000_E010 – 0xE000_E0FF	SCS_BA	System timer control register (SysTick)
0xE000_E100 – 0xE000_ECFE	SCS_BA	Nested Vectored Interrupt ControlRegisters(External interrupt control register)
0xE000_ED00 – 0xE000_ED8F	SCS_BA	System control register

## System Interruption

AW32F010QNR-Q1 provides an interrupt controller for managing exceptions, NVIC, and is closely connected with the processor.

AW32F010QNR-Q1 provides an interrupt controller as a complete part of the exception model, named it nested vector interrupt controller.

NVIC supports 4-level discrete interrupt priority. When any interrupt request is received, the start address of the ISR register is taken from the interrupt vector table in memory. NVIC automatically saves the processing status to the stack and saves value of the registers "PC, PSR, LR", RO ~ R3, R12".

At the end of the ISR, NVIC will restore the value of the relevant register from the stack, and then perform normal operations, so it takes a small amount of time to process the interrupt request.

The base address of the vector table is 0x00000000. The vector table includes the initial value of the stack after reset and the entry address of all exception handling situations and the order of the vector numbers for handling exceptions.

NVIC supports "Tail chaining" to handle interrupts. After an interrupt is processed, there is no need to resume the scene and the next one is processed immediately. This can reduce the interrupt waiting time and improve the efficiency of interrupt processing.

NVIC also supports "late arrival" to handle interrupts. If the current interrupt is saving the context and has not entered the interrupt processing function, a higher priority interrupt occurs, NVIC will handle the higher priority interrupt, and do not need to save again Context, which can improve real-time.

number and priority of interrupt vector

Exception Name	number	priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Set aside	4~10	Set aside
SVCall	11	Configurable
Set aside	12~13	Set aside
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16~47	Configurable

Exception number	IRQ number	Exception name	Source of anomaly	Interrupt description	Wake up deep sleep mode
1~15			System abnormality		
16	0	UVLO	UVLO	Undervoltage interrupt	No
17	1	TMR0_INT	TMR0	Timer 0 interrupt	Yes
18	2	TMR1_INT	TMR1	Timer 1 interrupt	Yes
19	3	UART0_INT	UART0	UART0 interrupt	Yes
20	4	I2C_INT	I2C	I2C interrupt	Yes
21	5	AFE0_INT	AFE0	AFE0 interrupt	No
22	6	AFE0_CMP0_INT	AFE0_CMP0	AFE0 interrupt	No
23	7	AFE0_CMP1_INT	AFE0_CMP1	AFE0 interrupt	No
24	8	GPIOA_INT	GPIOA	GPIOA interrupt	Yes
25	9	RMC_INT	RMC	RAM Parity failed interrupt	No
26	10	FMC_INT	FMC		No
27	11	WDT0_INT	WDT0	Watchdog 0	Yes
28	12	SWDT_INT	SWDT	Smart watchdog	Yes
29	13	WDT1_INT	WDT1	Watchdog 1	Yes

## Clock

The functions of the clock management unit module (CMU) mainly include: detecting whether the clock is OK according to the clock enable; after the alternative clock is OK, one of the external pin clock, the internal low-speed clock, and the internal high-speed clock is selected as the internal system clock according to the

selector.

The CMU will also enable the clock gate control of the system clock, cpu clock and peripheral clock according to the low power consumption mode




Figure 10 Clock

## Reset

Select chip reset, digital system reset (MCU reset), CPU reset, peripheral module reset according to hard reset and register configuration




Figure 11 Reset

## AFE

The AFE includes two PGAs, one 12-bit DAC and one 14-bit ADC

- 14-bit SAR ADC, 13-bit accuracy guarantee
- 12 external audio inputs, 4 internal inputs (VS, VS/2, TEMP, GND)
- 16 channels
- 100kHz SPS
- Support the conversion result of 2's complement format / unsigned format / original format
- Provide multiple working modes
  1. Single conversion mode : Complete a conversion on the designated channel
  2. Single cycle scan mode : Complete a conversion on all designated channels
  3. Finite cycle scan mode1 : Each channel switches to the next channel after a specified number of conversions
  4. Finite cycle scan mode2 : Each channel converts once and then enters the next channel in turn, converting a specified number of times in total
  5. Infinite scan mode : Continuously execute single-cycle scan mode until software stops A/D conversion
  6. Burst Mode : Continue on a single designated channel and store the results in FIFO in sequence
- The conversion result can be compared with the specified value, the user can set whether to generate

an interrupt when matching

- Built-in Level 2 PGA, The first stage PGA gain coefficient can be configured as 1/16/32/64/128/256, The second stage PGA gain coefficient can be configured as 1/2/3/4/5/6/7/8
- Built-in 12-bit DAC for offset voltage calibration




Figure 12 AFE

## General-Purpose Inputs/Outputs (GPIOs)

AW32F010QNR-Q1 has a maximum of 16 GPIO pins, each GPIO pin can be configured independently by the software as input, output. GPIO0~3 and GPIO14~15 pins can be configured as push-pull or open-drain output, GPIO4~13 pins can be only open-drain output. GPIO can be configured to multiplex analog channel input, I<sup>2</sup>C interface, UART interface, SWD debug interface, VS switch output. When doing general IO, software programmable output data content, software programmable identify input data and programmable receive data to generate interrupts.

## I<sup>2</sup>C Bus

The AW32F010QNR-Q1 includes a 1.8V I<sup>2</sup>C interface that can operate in multimaster or slave mode. The I<sup>2</sup>C communication process is implemented by hardware and interacts with the CPU through FIFO and interrupts. Each I<sup>2</sup>C module has an 8-byte sending FIFO and an 8-byte receiving FIFO built in.

I<sup>2</sup>C interface supports Standard mode, Fast mode (Fm), and Fm+. Up to 800kHz rate communication is supported.

## Universal Asynchronous Receiver/Transmitter (UART)

AW32F010QNR-Q1 integrates hardware UART, supports normal speed UART, and supports automatic process control. The UART interface controller can convert the data received by the peripheral according to the UART transmission protocol, and convert the data sent from the CPU.

## Timers

The AW32F010QNR-Q1 has two 32-bit timers, each with an independent clock source, and can choose internal 32kHz, 24MHz, and HCLK as the clock source. The current value of the timer can be read by the timer data register (TDR). The timer has 3 working modes: single pulse mode, cycle mode, continuous counting mode.

## Smart Watchdogs

A Smart watchdog timer (Smart WDT) and two 32-bit watchdog timers with internal clock are integrated in the AW32F010QNR-Q1. The WDT supports waking up the CPU in sleep mode or deep sleep mode or power down mode. It can be chose to reset or shut down the CPU when a timeout occurs.

## Cyclic Redundancy Check (CRC) Calculation Unit



The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps to compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

## Serial Wire Debug Port (SW-DP)

An SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

## Tape And Reel Information




Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

DIMENSIONS AND PIN1 ORIENTATION


D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
330	12.4	5.25	5.25	1.1	2	8	4	12	Q1

All dimensions are nominal


Package Description



TOP VIEW



SIDE VIEW





SYMM  
⊘


Unit: mm

BOTTOM VIEW

Land Pattern Data



NON SOLDER MASK DEFINED



SOLDER MASK DEFINED

Unit: mm

## Revision History

Version	Date	Change Record
V1.0	Jul. 2024	Officially released.
V1.1	Jul. 2025	Update Electrical Characteristics(P9)

Awinic Confidential

## Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.