

# XPA5108D3R

Dual Adjustable Voltage Monitor with Reset and Gate Driver Outputs



## Description

The XPA5108D3R is a dual-voltage monitor and sequencer that is ideal for use in a wide variety of multi-voltage application. The device has a fixed-sense threshold voltage and two adjustable sense input that can be configured by two external resistors. Sequence timing is also programmable by external capacitor. A charge-pump circuit is also implemented for external N-MOSFET load switch gate control. The gate control sequence timing is also programmable by external capacitor as well.

As the voltage at each monitored input exceeds its respective threshold, the output goes high after a propagation delay or a capacitor-set time delay. When a voltage falls below its threshold, the output goes low after a propagation delay.

The XPA5108 is available in a small package, WDFN-10L 3x3.

## Applications


- Multi-Voltage Systems
- DC-DC Supplies
- Servers/Workstations
- Storage Systems
- Networking/Telecommunication Equipment

## Features

- Operates from VDD= 3V to 16V
- Dual Adjustable Threshold Down to 0.6V
- $\pm 1.5\%$  VSNS High-Accuracy Threshold Voltage
- Push-Pull Reset Output with Capacitor-Adjustable Delay Time
- Gate Driver Output with Capacitor-Adjustable Delay Time
- Temperature Range:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- Small Package: WDFN-10L 3x3

## Pin Configuration

(TOP VIEW)



WDFN-10L 3x3

## Typical Application Circuit




Figure 1. General Application (Sequential control between 2 regulators)





Figure 2. Application with External Switches to Control Regulator's Output Connection

## PIN Configuration and Description



Top View

| Pin                   | Name      | Description                                                                                                                                                                               |
|-----------------------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1                     | VDD       | Power input, in the range of 3V to 16V.                                                                                                                                                   |
| 2                     | VSNS2     | Voltage sense input 2.                                                                                                                                                                    |
| 3,11<br>(Exposed pad) | GND       | Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.                                                                               |
| 4                     | VSNS1     | Voltage sense input 1.                                                                                                                                                                    |
| 5                     | GATE      | Gate driver output from charge pump circuitry. $V_{GATE} = 2 \times V_{CC}$                                                                                                               |
| 6                     | CP_P      | Charge pump capacitor positive node.                                                                                                                                                      |
| 7                     | CP_N      | Charge pump capacitor negative node.                                                                                                                                                      |
| 8                     | RST#      | Push-pull reset output. RST# is normally low, and asserts HIGH when both VSNS1 and VSNS2 rise above threshold voltage.                                                                    |
| 9                     | CDLY_RST# | Capacitor-adjustable delay input for RST# pin. Connect an external capacitor from CDLY_RST# to GND to set the RST# pin delay period. Leave CDLY_RST# open for internal propagation delay. |
| 10                    | CDLY_GATE | Capacitor-adjustable delay input for GATE pin. Connect an external capacitor from CDLY_GATE to GND to set the GATE pin delay period. Leave CDLY_GATE open for internal propagation delay. |

## Operation

The XPA5108 is designed to provide supervisory and sequencing functions for multi-voltage systems. Once the VDD voltage is higher than the POR threshold, the XPA5108 starts monitoring VSNS1 and VSNS2. When both VSNS1 and VSNS2 are higher than  $V_{TH\_VSNS}$ , an internal current source of 1uA will be activated and sourcing out to charge an external capacitor at CDLY\_RST# pin. The push-pull RST# asserts HIGH when the voltage CDLY\_RST# pin is higher than  $V_{TH\_RST\#}$  (1.234V typ.). Once RST# is deasserted, another 1uA current source will be activated to charge an external capacitor at CDLY\_GATE. Once the CDLY\_GATE pin voltage rises above  $V_{TH\_GATE}$  (1.234V typ.), a voltage level of 2xVCC is output at the GATE pin for driving an external N-MOSFET load switch. Designer can program the delay timing of RST# & GATE by choosing the capacitors of CDLY\_RST# and CDLY\_GATE.

### Comparators

Comparators are used to compare  $V_{VSNS1}$  and  $V_{VSNS2}$  with a VSNS1/VSNS2 threshold voltage  $V_{TH\_VSNS}$  (typ. 0.6V).

### Power-On Reset (POR)

Power-On Reset (POR) occurs when  $V_{DD}$  rises above 2.5V, the XPA5108 resets fault latch and gets ready for operation.

### Oscillator

A built-in oscillator generates a clock signal for an internal charge pump.

### Charge Pump

A charge pump is integrated to provide gate drive control for turning on external N-type MOSFET load switch. The gate voltage is 2xVDD. Consideration should be taken to ensure VGATE is sufficiently high to turn on the external MOSFET regarding the application. The recommended Ccp capacitor value is ranging from 1nF to 1uF.

### Regulators

The XPA5108 works over a wide  $V_{DD}$  ranging from 3V to 16V. An internal regulator is designed to regulate the internal  $V_{CC}$  at 5V. The regulator tracks  $V_{DD}$  and operates in low dropout mode if  $V_{DD}$  is lower than 5V.

### Push-Pull Reset Output

RST# is normally low, and asserts HIGH after a capacitor-adjustable delay time when both of the monitored voltage VSNS1 and VSNS2 rise above the threshold voltage.

### GATE Output

Capacitor-Adjustable Delay Input for GATE pin. Connect an external capacitor from CDLY\_GATE to GND to set the GATE pin delay period. Leave CDLY\_GATE open for internal propagation delay.

### Over-Temperature Protection

The XPA5108 includes an Over-Temperature Protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down timer and charge pump function when junction temperature exceeds a thermal shutdown threshold TSD. Once the junction temperature cools down by a thermal shutdown hysteresis ( $\Delta T_{SD}$ ), the IC will resume normal operation.

## Absolute Maximum Ratings

| Parameter                                       | Min  | Max  | Units              |
|-------------------------------------------------|------|------|--------------------|
| VDD                                             | -0.3 | 29   | V                  |
| VSNSx                                           | -0.3 | 3.5  | V                  |
| CP_P,GATE                                       | -0.3 | 12.6 | V                  |
| ALL Other Pins                                  | -0.3 | 6    | V                  |
| Power Dissipation, $P_D@T_A=25^{\circ}\text{C}$ |      |      |                    |
| WDFN-10L 3x3                                    | -    | 3.27 | W                  |
| Lead Temperature (Soldering, 10 sec.)           | -    | 260  | $^{\circ}\text{C}$ |
| Junction Temperature                            | -    | 150  | $^{\circ}\text{C}$ |
| Storage Temperature Range                       | -65  | 150  | $^{\circ}\text{C}$ |
| ESD Susceptibility                              |      |      |                    |
| HBM (Human Body Model)                          | -    | 2    | kV                 |
| CDM (Charged Device Model)                      | -    | 1    | kV                 |

Note: (1) Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note: (2) Devices are ESD sensitive. Handling precaution is recommended.

## Recommended Operating Conditions

| Parameter            | Symbol   | Min | Typ | Max  | Units              |
|----------------------|----------|-----|-----|------|--------------------|
| VSNS1,VSNS2          | -        | 0   |     | 3    | V                  |
| Supply Input Voltage | $V_{DD}$ | 3   |     | 16   | V                  |
| Junction Temperature | $T_J$    | -40 |     | +125 | $^{\circ}\text{C}$ |

Note: (3) The device is not guaranteed to function outside its operating conditions.

## Thermal Information

| Parameter                              | Symbol        | Typ  | Units                       |
|----------------------------------------|---------------|------|-----------------------------|
| Junction-to-Ambient Thermal Resistance | $\theta_{JA}$ | 30.5 | $^{\circ}\text{C}/\text{W}$ |
| Junction-to-Case Thermal Resistance    | $\theta_{JC}$ | 7.5  | $^{\circ}\text{C}/\text{W}$ |

Note: (4)  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25^{\circ}\text{C}$  with the component mounted on a high effective thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.  $\theta_{JC}$  is measured at the exposed pad of the package.


## Electrical Characteristics

( $V_{DD} = 16V$ ,  $T_A = -40^{\circ}C$  to  $125^{\circ}C$ , unless otherwise specified)


| Parameter                       |            | Symbol                 | Test Condition                                    | Min   | Typ     | Max   | Units |
|---------------------------------|------------|------------------------|---------------------------------------------------|-------|---------|-------|-------|
| VDD Range                       |            | V <sub>VDD</sub>       |                                                   | 3     | --      | 16    | V     |
| VDD Supply Current              |            |                        | Charge-pump off                                   | --    | 50      | 100   | uA    |
| VDD POR Threshold               |            | V <sub>TH_VDD</sub>    |                                                   | 2.3   | 2.5     | 2.7   | V     |
| VDD POR Hysteresis              |            | ΔV <sub>TH_VDD</sub>   |                                                   | --    | 300     | --    | mV    |
| VSNS1/VSNS2 Rising Threshold    |            | V <sub>RTH_VSNS</sub>  |                                                   | 0.591 | 0.6     | 0.609 | V     |
| VSNS1/VSNS2 Falling Threshold   |            | V <sub>FTH_VSNS</sub>  |                                                   | 0.539 | 0.55    | 0.561 | V     |
| VSNS1/VSNS2 Hysteresis          |            | ΔV <sub>TH_VSNS</sub>  |                                                   | --    | 60      | --    | mV    |
| VSNS1/VSNS2 Input Current       |            | I <sub>VSNS</sub>      |                                                   | -100  | --      | 100   | nA    |
| RST# Output Voltage             | Logic-High | V <sub>OH_RST#</sub>   | V <sub>VDD</sub> = 3V, I <sub>RST#</sub> = -2mA   | 2.6   | 2.85    | 3     | V     |
|                                 |            |                        | V <sub>VDD</sub> = 4V, I <sub>RST#</sub> = -2mA   | 3.6   | 3.85    | 4     |       |
|                                 |            |                        | V <sub>VDD</sub> = 5V, I <sub>RST#</sub> = -2mA   | 3.9   | 4.57    | 5     |       |
|                                 |            |                        | V <sub>VDD</sub> > 5.5V, I <sub>RST#</sub> = -2mA | 3.9   | 4.6     | 5.5   |       |
|                                 | Logic-Low  | V <sub>OL_RST#</sub>   | I <sub>RST#</sub> = 2mA                           | 0     | --      | 0.4   |       |
| CDLY_RST# Source Current        |            | I <sub>CDLY_RST#</sub> | VSNS1 > 0.6V, VSNS2 > 0.6V                        | 0.9   | 1       | 1.1   | uA    |
| CDLY_GATE Source Current        |            | I <sub>CDLY_GATE</sub> | VSNS1 > 0.6V, VSNS2 > 0.6V                        | 0.9   | 1       | 1.1   | uA    |
| GATE Output Voltage             |            | V <sub>GATE</sub>      | VDD ≤ 5V                                          | -15%  | 2 x VDD | 15%   | V     |
|                                 |            |                        | VDD > 5V                                          | 8.5   | --      | 11.5  |       |
| CDLY_RST# Trip Rising Threshold |            | V <sub>RTH_RST#</sub>  |                                                   | 1.172 | 1.234   | 1.296 | V     |
| CDLY_RST# Hysteresis            |            |                        |                                                   | --    | 50      | --    | mV    |
| CDLY_GATE Trip Rising Threshold |            | V <sub>RTH_GATE</sub>  |                                                   | 1.172 | 1.234   | 1.296 | V     |
| CDLY_GATE Hysteresis            |            |                        |                                                   | --    | 50      | --    | mV    |
| CDLY_RST# Discharging Resistor  |            |                        | I <sub>CDLY_RST#</sub> = 10mA                     | --    | 7       | 12    | Ω     |
| CDLY_GATE Discharging Resistor  |            |                        | I <sub>CDLY_GATE</sub> = 10mA                     | --    | 7       | 12    | Ω     |
| Over-Temperature Protection     |            |                        |                                                   |       |         |       |       |
| Thermal Shutdown                |            | T <sub>SD</sub>        |                                                   | --    | 160     | --    | °C    |
| Thermal Shutdown Hysteresis     |            | ΔT <sub>SD</sub>       |                                                   | --    | 30      | --    |       |

## Typical Operating Characteristics


### UVLO Threshold vs. Temperature



### Quiescent Current vs. Temperature




### VSNS1 and VSNS2 Power on




VIN=16V, VSNS1=VSNS2=1.2V, C<sub>CDLY\_RST</sub>=1µF,  
C<sub>CDLY\_GATE</sub>=1µF

### VSNS1 and VSNS2 Power off




VIN=16V, VSNS1=VSNS2=1.2V, C<sub>CDLY\_RST</sub>=1µF,  
C<sub>CDLY\_GATE</sub>=1µF

### VSNS2 Power on




VIN=16V, VSNS1=VSNS2=1.2V, C<sub>CDLY\_RST</sub>=1µF,  
C<sub>CDLY\_GATE</sub>=1µF

### VSNS2 Power off



VIN=16V, VSNS1=VSNS2=1.2V, C<sub>CDLY\_RST</sub>=1µF,  
C<sub>CDLY\_GATE</sub>=1µF

## Functional Block Diagram



Block Diagram

## Application Information

### VSNS Transient Immunity

The XPA5108 IC is immune to short negative transients on the VSNS1 and VSNS2 pins.

Those pins sensitivity is shown in Figure 3. The T-V graphs indicate the relation between the transient and voltage below  $V_{RTH\_VSNS}$ . Any combination of transient duration and overdrive voltage which reposes above the curves will bring about RST# being asserted low. That is to say, any glitch which lies below the curves will be ignored by the IC.




Figure 3. VSNS Transient Immunity

### Adjustable Input Sensing Threshold

The XPA5108 offers two monitoring input, VSNS1 and VSNS2, with fixed reset threshold voltage  $V_{TH}$  which is 0.6V. To monitor a voltage  $V_s$ , connect a resistive divider network to the circuit as shown in Figure 4 and use the following equation to calculate the threshold voltage :

$$V_{S\_TH} = V_{TH} \times \left(1 + \frac{R1}{R2}\right)$$




Figure 4. Setting the Adjustable Sense Input

Design engineer should check the VSNSx voltage “NOT” over 3V regarding to the highest  $V_s$ . Besides, the resistor selection is a tradeoff between accuracy and power use. The VSNSx is a high-impedance input with a small 100nA leakage current. This leakage current influences the overall error of the threshold voltage where the output is asserted. This error will reduce with lower value resistors, however, the amount of power consumed in the resistors will increase.

The following equation is provided to help estimate the value of the resistors based on the amount of acceptable error :

$$R1 = \frac{V_{S\_TH} \times e}{I_{LEAK}}$$

$V_{S\_TH}$  is the voltage at which the output should assert, and  $e$  is the fraction of the maximum acceptable absolute resistive divider error attributable to the input leakage current (use 0.01 for  $\pm 1\%$ ),  $I_{LEAK}$  is the worst-case VSNS leakage current (see the Electrical Characteristics). Calculate R2 as follows :

$$R2 = \frac{V_{TH} \times R1}{V_{S\_TH} - V_{TH}}$$

### Adjustable Delay (CDLY\_RST#, CDLY\_GATE)


Both RST# and GATE pins output delay time can be programmed by adding external capacitors on CDLY\_RST# and CDLY\_GATE pins respectively. When the VSNS1/VSNS2 input sense voltage level both above the 0.6V threshold, an internal current source 1uA starts charge the external capacitor  $C_{CDLY\_RST\#}$  on CDLY\_RST# pin. While the capacitor voltage level is charged above the threshold 1.234V, the RST# signal level goes high then the internal current 1uA starts charge the other external  $C_{CDLY\_GATE}$ . After the voltage level on  $C_{CDLY\_GATE}$  above the threshold 1.234V, the GATE signal level goes high to turn on the external switch component. The delay time period can be calculated as follows :

$$t_{\text{CDLY\_RST\#}} = \frac{1.234\text{V} \times C_{\text{CDLY\_RST\#}}}{1\mu\text{A}}$$

$$t_{\text{CDLY\_GATE}} = \frac{1.234\text{V} \times C_{\text{CDLY\_GATE}}}{1\mu\text{A}}$$

Where  $t_{\text{CDLY\_RST\#}}$  and  $t_{\text{CDLY\_GATE}}$  are in seconds,  $C_{\text{CDLY\_RST\#}}$  and  $C_{\text{CDLY\_GATE}}$  are in Farads. For each VSNS1/VSNS2 input sense voltage level is lower than the 0.55V, both CDLY\_RST# and CDLY\_GATE pins start discharging the current from connected capacitors, after the voltage level on CDLY\_RST# and CDLY\_GATE lower than the threshold 1.184V (Rising threshold – Hysteresis = 1.184V), the RST# and GATE goes low to deassert the operation of connected regulators. The specific operating time sequence as shown in Figure 5 the delay time also can refer the table 1 for different capacitors setting :

$t_{\text{CDLY\_RST\#\_Falling}} = t_{\text{CDLY\_GATE\_Falling}} = 4.6 \times R \times C$  Where R is the discharge resistor and C represent  $C_{\text{CDLY\_RST\#}}$  or  $C_{\text{CDLY\_GATE}}$ .




Note : VCC is internally used only. VCC tracks VDD if VDD is lower than 5V. VCC is near 5V if VDD is higher than 5V.

Figure 5. Timing Sequence Diagram

Table 1. Different Capacitors Setting

| Capacitor    | Rising Time (0-1.234V) | Falling Time (99%) |
|--------------|------------------------|--------------------|
| Open (~50pF) | 60.5us                 | 1.24ns             |
| 1nF          | 1.21ms                 | 24.8ns             |
| 10nF         | 12.10ms                | 248ns              |
| 22nF         | 26.62ms                | 546ns              |
| 47nF         | 56.87ms                | 1170ns             |
| 100nF        | 121.00ms               | 2480ns             |
| 1uF          | 1210.00ms              | 24.8us             |


[illegible]

## Marking and Reel Information


### Package Marking & PQ information

#### XPA5108D3R Marking

Format:



Pin 1 located in Q2 direction in T&R



Remark:

Font: Arial

Logo of XINJI should be required and placed on assigned Logo position as upside illustration.

Trace-ability Code:

1. Manufacturing Location Code + Assembly lot#+Year Code+WK codeLine 1

a) 1<sup>st</sup> digit: Assembly location code: 2

b) 2<sup>nd</sup> & 3<sup>rd</sup> digit: Assembly lot number

XX means serial number for traceability, either of the 2 characters can be replaced by "0-9, A-Z, a-z"

c) 4<sup>th</sup> digit: Year code:

Year Code 2020-2051

| Year | Code |
|------|------|
| 2020 | 0    |
| 2021 | 1    |
| 2022 | 2    |
| 2023 | 3    |
| 2024 | 4    |
| 2025 | 5    |
| 2026 | 7    |
| 2027 | C    |

| Year | Code |
|------|------|
| 2028 | D    |
| 2029 | E    |
| 2030 | F    |
| 2031 | H    |
| 2032 | I    |
| 2033 | J    |
| 2034 | K    |
| 2035 | L    |

| Year | Code |
|------|------|
| 2036 | N    |
| 2037 | P    |
| 2038 | R    |
| 2039 | S    |
| 2040 | T    |
| 2041 | U    |
| 2042 | V    |
| 2043 | X    |

| Year | Code |
|------|------|
| 2044 | Y    |
| 2045 | Z    |
| 2046 | b    |
| 2047 | c    |
| 2048 | d    |
| 2049 | h    |
| 2050 | i    |
| 2051 | j    |

d)5<sup>th</sup> & 6<sup>th</sup> digit: Week code, 01 means the 1st Work Week base on XinJi's calendar.

## 2. Line2: Product Name Code:

| Product Name | P/N Code | Remark |
|--------------|----------|--------|
| XPA5108D3R   | 5108     |        |

## 3. Packing: 3K/reel