

### ● General Description

The AGM40N20F combines proprietary New Planar Technology with a low resistance package to provide extremely low  $R_{DS(ON)}$ .

This device is ideal for load switch and battery protection applications.

### ● Features

- Proprietary New Planar Technology
- Low  $R_{DS(ON)}$  to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance
- 100% Avalanche tested
- 100% DVDS tested

### ● Application

- MB/VGA Vcore
- SMPS 2<sup>nd</sup> Synchronous Rectifier
- POL application
- BLDC Motor driver

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM40N20F	AGM40N20F	TO-220F	----	----	1000

**Table 1. Absolute Maximum Ratings (TA=25°C)**

Symbol	Parameter	Value	Unit
VDS	Drain-Source Voltage (VGS=0V)	200	V
VGS	Gate-Source Voltage (VDS=0V)	±20	V
ID	Drain Current-Continuous(Tc=25°C) <b>(Note 1)</b>	40	A
	Drain Current-Continuous(Tc=100°C)	24	A
IDM (pluse)	Drain Current-Pulsed <b>(Note 2)</b>	160	A
PD	Maximum Power Dissipation(Tc=25°C)	100	w
	Maximum Power Dissipation(Tc=100°C)	50	w
EAS	Avalanche energy <b>(Note 3)</b>	1105	mJ
TJ,TSTG	Operating Junction and Storage Temperature Range	-55 To 150	°C


**Table 2. Thermal Characteristic**

Symbol	Parameter	Typ	Max	Unit
RθJA	Thermal Resistance Junction-ambient (Steady State) <sup>1</sup>	---	62	°C/W
RθJC	Thermal Resistance Junction-Case <sup>1</sup>	---	1.0	°C/W

### Product Summary

BVDSS	RDS(ON)	ID
200V	47mΩ	40A

### TO-220F Pin Configuration



**Table 3. Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>On/Off States</b>						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=250μA	200	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=200V,VGS=0V	--	--	1	μA
IGSS	Gate-Body Leakage Current	VGS=±20V,VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS,ID=250μA	2	--	4	V
gFS	Forward Transconductance	VDS=10V,ID=15A	--	65	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=10V, ID=20A	--	47	62	mΩ
<b>Dynamic Characteristics</b>						
Ciss	Input Capacitance	VDS=40V,VGS=0V, F=1MHZ	--	2800	--	pF
Coss	Output Capacitance		--	260	--	pF
Crss	Reverse Transfer Capacitance		--	85	--	pF
Rg	Gate resistance	VGS=0V, VDS=0V,f=1.0MHz	--	0.5	--	Ω
<b>Switching Times</b>						
td(on)	Turn-on Delay Time	VGS=10V,VDS=100V, ID=20A,RGEN=3.9Ω	--	20	--	nS
tr	Turn-on Rise Time		--	30	--	nS
td(off)	Turn-Off Delay Time		--	65	--	nS
tf	Turn-Off Fall Time		--	25	--	nS
Qg	Total Gate Charge	VGS=10V, VDS=100V, ID=20A	--	97	--	nC
Qgs	Gate-Source Charge		--	14	--	nC
Qgd	Gate-Drain Charge		--	39	--	nC
<b>Source-Drain Diode Characteristics</b>						
ISD	Source-Drain Current(Body Diode)		--	--	40	A
VSD	Forward on Voltage	VGS=0V,IS=20A	--	--	1.3	V
trr	Reverse Recovery Time	IF=20A , di/dt=100A/μs , TJ=25°C	--	280	--	ns
Qrr	Reverse Recovery Charge		--	420	--	nc

Notes 1.The maximum current rating is package limited.


Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: T<sub>J</sub>=25°C,VDD=50V,Vgs=10V,ID=47A, L=1mH,RG=25ohm


## Typical Characteristics




**Figure 2. Maximum Power Dissipation vs Case Temperature**




**Figure 3. Maximum Continuous Drain Current vs Case Temperature**



**Figure 4. Typical Output Characteristics**



**Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current**



## Typical Characteristics(Cont.)

Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current





Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature



## Typical Characteristics(Cont.)

Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 14. Typical Capacitance vs Drain-to-Source Voltage




Figure 15. Typical Gate Charge





Figure 16. Typical Body Diode Transfer Characteristics



Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery  $dv/dt$  Test Circuit




Fig. 1.2 Peak Diode Recovery  $dv/dt$  Waveforms

Test Circuits and Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit





Fig. 4.2 Unclamped Inductive Switching Waveforms



TO-220F

Marking Instructions:




Disclaimer:

The information provided in this document is believed to be accurate and reliable. However, Shenzhen Core Control Source Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences. Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Source Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the fifth version issued on June 20th, 2025. This document replaces all previously provided information.

 It is a registered trademark of Shenzhen Core Control Source Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Source Electronics Technology Co., Ltd. all rights reserved.