



钜地半导体
Tudi Semiconductor

Product Specification

TUDI- SN75ALS176

Differential bus transceiver

网址 www.sztdbdt.com Q

用芯智造 · 卓越品质


**semiconductor device
manufacturer**

- Design
- research and development
- production
- and sales



Features

- Meets or exceeds the requirements of TIA/EIA-422-B, TIA/EIA-485A, and ITU Operates at recommendations V.11 and X.27
- data rates up to 35Mbaud
- Provides four slew rate limits:
SN65ALS176: 15ns
– SN75ALS176: 10ns
– SN75ALS176A: 7.5ns
– SN75ALS176B: 5ns
- Suitable for multi-point transmission on long-distance bus lines in noisy environments
- Low supply current requirement: 30mA (maximum)
- Wide positive and negative input/output bus voltage range
- Thermal shutdown protection
- Driver positive and negative current limiting
- input hysteresis
- Interference-free power-up and power-down protection
- Receiver open-circuit fail-safe design




D or P Package
(Top View)

Description


The SN65ALS176 and SN75ALS176 series differential bus transceivers are designed to implement data communication on multi-point bus transmission lines. These devices are specifically designed for balanced transmission lines and comply with TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27.

The SN65ALS176 and SN75ALS17 series integrate a three-state differential line driver and a differential input line receiver, both of which are powered by a single 5V supply. The driver and receiver have active-high and active-low enable pins, respectively, which can be externally connected to function as direction control. The driver differential outputs and receiver differential inputs are internally connected to form differential input/ (I/O) bus ports, which provide a minimum load to the bus when the driver is disabled or $V_{CC} = 0$. This port has a wide positive and negative-mode voltage range, making the device suitable for combined-line applications.

The rated operating temperature range of the SN65ALS176 is -40°C to 85°C . The rated operating temperature range of the SN75ALS176 series is 0°C to 70°C .



A. 此符号符合 ANSI/IEEE 标准 91-1984 和 IEC 出版物 617-12。
逻辑符号



逻辑图 (正逻辑)

表 4-1. Pin Functions

NO	Name	Type	Description
1	R	O	Receive data output
2	RE	I	Receiver enable, active low
3	DE	i	Driver enable, active high
4	D	I	Driver data input
5	GND	GND	Local device ground
6	A	I/O	Driver output or receiver input (complementary to B)
7	B	I/O	Driver output or receiver input (complementary to A)
8	V _{CC}	SUPPLY	4.75-V to 5.25-V supply



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		7	V
	Voltage range at any bus terminal	-7	12	V
V _I	Enable input voltage		5.5	V
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C
T _{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

5.2 建议运行条件

(除非另有说明)

			最小值	标称值	最大值	单位
V _{CC}	电源电压		4.75	5	5.25	V
V _I 或 V _{IC}	任何总线端子上的输入电压 (独立或共模)				12 -7	V
V _{IH}	高电平输入电压	D、DE 和 RE	2			V
V _{IL}	低电平输入电压	D、DE 和 RE			0.8	V
V _{ID}	差动输入电压 ⁽¹⁾				±12	V
I _{OH}	高电平输出电流	驱动器			-60	mA
		接收器			-400	μA
I _{OL}	低电平输出电流	驱动器			60	mA
		接收器			8	
T _A	自然通风工作温度范围	SN65ALS176	-40		85	°C
		SN75ALS176 系列	0		70	

- (1) 差分输入/输出总线电压在同相端子 A 和反相端子 B 之间测得。

5.3 Thermal Information

		P (PDIP)	D (SOIC) SN65 Devices	D (SOIC) SN75 Devices	UNIT
THERMAL METRIC ⁽¹⁾		8-Pins	8-Pins	8-Pin	
R _{θJA}	Junction-to-ambient thermal resistance	65.7	116.7	110	°C/W
R _{θJC(top)}	Junction-to-case thermal resistance	54.7	56.3	44.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	42.1	63.4	53.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	23	8.8	4.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	41.7	62.6	52.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.



5.4 Electrical Characteristics - Driver

over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA				-1.5	V
V _O	Output voltage	I _O = 0		0		6	V
V _{OD1}	Differential output voltage	I _O = 0		1.5		6	V
V _{OD2}	Differential output voltage	R _L = 100 Ω	See 图 6-1	$\frac{1}{2} V_{OD1}$ or 2 ⁽³⁾			V
		R _L = 54 Ω	See 图 6-1	1.5	2.5	5	V
V _{OD3}	Differential output voltage	V _{test} = -7 V to 12 V,	See 图 6-2	1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage ⁽⁴⁾	R _L = 54 Ω or 100 Ω	See 图 6-1			±0.2	V
V _{OC}	Common-mode output voltage	R _L = 54 Ω or 100 Ω	See 图 6-1			3 -1	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ⁽⁴⁾	R _L = 54 Ω or 100 Ω	See 图 6-1			±0.2	V
I _O	Output current	Outputs disabled ⁽⁶⁾	V _O = 12 V			1	mA
			V _O = -7 V			-0.8	
I _{IH}	High-level input current	V _I = 2.4 V				20	μA
I _{IL}	Low-level input current	V _I = 0.4 V				-400	μA
I _{OS}	Short-circuit output current ⁽⁵⁾	V _O = -4 V	SN65ALS176			-250	mA
		V _O = -6 V	SN75ALS176			-250	
		V _O = 0				-150	
		V _O = V _{CC}				250	
		V _O = 8 V				250	
I _{CC}	Supply current	No load	Outputs enabled		23	30	mA
			Outputs disabled		19	26	

- (1) The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.
- (2) All typical values are at V_{CC} = 5 V and T_A = 25°C.
- (3) The minimum V_{OD2} with a 100-Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.
- (4) Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from one logic state to the other.
- (5) Duration of the short circuit should not exceed one second for this test.
- (6) This applies for power on and power off. Refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.

5.5 Switching Characteristics - Driver

SN65ALS176

over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
t _{d(OD)}	Differential output delay time	R _L = 54 Ω	C _L = 50 pF,	See 图 6-3			15	ns
t _{sk(p)}	Pulse skew ⁽²⁾	R _L = 54 Ω	C _L = 50 pF,	See 图 6-3		0	2	ns
t _{sk(lim)}	Pulse skew ⁽³⁾	R _L = 54 Ω	C _L = 50 pF,	See 图 6-3			15	ns
t _{t(OD)}	Differential output transition time	R _L = 54 Ω	C _L = 50 pF,	See 图 6-3		8		ns
t _{PZH}	Output enable time to high level	R _L = 110 Ω	C _L = 50 pF,	See 图 6-4			80	ns
t _{PZL}	Output enable time to low level	R _L = 110 Ω	C _L = 50 pF,	See 图 6-5			30	ns
t _{PHZ}	Output disable time from high level	R _L = 110 Ω	C _L = 50 pF,	See 图 6-4			50	ns
t _{PLZ}	Output disable time from low level	R _L = 110 Ω	C _L = 50 pF,	See 图 6-5			30	ns

- (1) All typical values are at V_{CC} = 5 V, T_A = 25°C.



- (2) Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device.
(3) Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

5.6 Switching Characteristics - Driver

SN75ALS176, SN75ALS176A, SN75ALS176B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
$t_{d(OD)}$	Differential output delay time	'ALS176	$R_L = 54 \Omega$	$C_L = 50 \text{ pF}$	See 图 6-3	3	8	13	ns
		'ALS176A				4	7	11.5	
		'ALS176B				5	8	10	
$t_{sk(p)}$	Pulse skew ⁽²⁾		$R_L = 54 \Omega$	$C_L = 50 \text{ pF}$	See 图 6-3		0	2	ns
$t_{sk(lim)}$	Pulse skew ⁽³⁾	'ALS176	$R_L = 54 \Omega$	$C_L = 50 \text{ pF}$	See 图 6-3			10	ns
		'ALS176A						7.5	
		'ALS176B						5	
$t_{t(OD)}$	Differential output transition time		$R_L = 54 \Omega$	$C_L = 50 \text{ pF}$	See 图 6-3		8		ns
t_{PZH}	Output enable time to high level		$R_L = 110 \Omega$	$C_L = 50 \text{ pF}$	See 图 6-4		23	50	ns
t_{PZL}	Output enable time to low level		$R_L = 110 \Omega$	$C_L = 50 \text{ pF}$	See 图 6-5		14	20	ns
t_{PHZ}	Output disable time from high level		$R_L = 110 \Omega$	$C_L = 50 \text{ pF}$	See 图 6-4		20	35	ns
t_{PLZ}	Output disable time from low level		$R_L = 110 \Omega$	$C_L = 50 \text{ pF}$	See 图 6-5		8	17	ns

- (1) All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.
(2) Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device.
(3) Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

5.7 Symbol Equivalents

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
V_O	V_{oa}, V_{ob}	V_{oa}, V_{ob}
$ V_{OD1} $	V_o	V_o
$ V_{OD2} $	$V_t(R_L = 100 \Omega)$	$V_t(R_L = 54 \Omega)$
$ V_{OD3} $	None	V_t (test termination measurement 2)
$\Delta V_{OD} $	$ V_t - V_t $	$ V_t - V_t $
V_{OC}	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - V_{os} $	$ V_{os} - V_{os} $
I_{OS}	$ I_{sa} , I_{sb} $	None
I_O	$ I_{xa} , I_{xb} $	I_{ia}, I_{ib}



5.8 Electrical Characteristics - Receiver

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	$V_O = 2.7\text{ V}$,	$I_O = -0.4\text{ mA}$			0.2	V
V_{IT-}	Negative-going input threshold voltage	$V_O = 0.5\text{ V}$,	$I_O = 8\text{ mA}$	-0.2 ⁽²⁾			V
V_{hys}	Hysteresis voltage ($V_{IT+} - V_{IT-}$)				60		mV
V_{IK}	Enable-input clamp voltage	$I_I = -18\text{ mA}$				-1.5	V
V_{OH}	High-level output voltage	$V_{ID} = 200\text{ mV}$, See 图 6-6	$I_{OH} = -400\text{ mA}$,	2.7			V
V_{OL}	Low-level output voltage	$V_{ID} = -200\text{ mV}$, See Figure 6	$I_{OL} = 8\text{ mA}$,			0.45	V
I_{OZ}	High-impedance-state output current	$V_O = 0.4\text{ V to } 2.4\text{ V}$				± 20	μA
V_I	Line input current	Other input = 0 V ⁽³⁾	$V_I = 12\text{ V}$			1	mA
			$V_I = -7\text{ V}$			-0.8	
I_{IH}	High-level-enable input current	$V_{IH} = 2.7\text{ V}$				20	μA
I_{IL}	Low-level-enable input current	$V_{IL} = 0.4\text{ V}$				-100	μA
r_I	Input resistance			12	20		k Ω
I_{OS}	Short-circuit output current	$V_{ID} = 200\text{ mV}$,	$V_O = 0$	-15		-85	mA
I_{CC}	Supply current	No load	Outputs enabled		23	30	mA
			Outputs disabled		19	26	

(1) All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

(2) The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

(3) This applies for power on and power off. Refer to TIA/EIA-485-A for exact conditions.

5.9 Switching Characteristics - Receiver

SN65ALS176

over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd}	Propagation time	$V_{ID} = -1.5\text{ V to } 1.5\text{ V}$, See 图 6-7	$C_L = 15\text{ pF}$,			25	ns
$t_{sk(p)}$	Pulse skew ⁽²⁾	$V_{ID} = -1.5\text{ V to } 1.5\text{ V}$, See 图 6-7	$C_L = 15\text{ pF}$,		0	2	ns
$t_{sk(lim)}$	Pulse skew ⁽³⁾	$R_L = 54\ \Omega$ See 图 6-3	$C_L = 50\text{ pF}$,			15	ns
t_{PZH}	Output enable time to high level	$C_L = 15\text{ pF}$,	See 图 6-8		11	18	ns
t_{PZL}	Output enable time to low level	$C_L = 15\text{ pF}$,	See 图 6-8		11	18	ns
t_{PHZ}	Output disable time from high level	$C_L = 15\text{ pF}$,	See 图 6-8			50	ns
t_{PLZ}	Output disable time from low level	$C_L = 15\text{ pF}$,	See 图 6-8			30	ns

(1) All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

(2) Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

(3) Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.



5.10 Switching Characteristics - Receiver

SN75ALS176, SN75ALS176A, SN75ALS176B

over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd}	Propagation time	'ALS176	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$, See 图 6-7	$C_L = 15 \text{ pF}$,	9	14	19	ns
		'ALS176A			10.5	14	18	
		'ALS176B			11.5	13	16.5	
$t_{sk(p)}$	Pulse skew ⁽²⁾		$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$, See 图 6-7	$C_L = 15 \text{ pF}$,		0	2	ns
$t_{sk(lim)}$	Pulse skew ⁽³⁾	'ALS176	$R_L = 54 \Omega$ See 图 6-3	$C_L = 50 \text{ pF}$,			10	ns
		'ALS176A					7.5	
		'ALS176B					5	
t_{PZH}	Output enable time to high level		$C_L = 15 \text{ pF}$,	See 图 6-8		7	14	ns
t_{PZL}	Output enable time to low level		$C_L = 15 \text{ pF}$,	See 图 6-8		20	35	ns
t_{PHZ}	Output disable time from high level		$C_L = 15 \text{ pF}$,	See 图 6-8		20	35	ns
t_{PLZ}	Output disable time from low level		$C_L = 15 \text{ pF}$,	See 图 6-8		8	17	ns

(1) All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

(2) Pulse skew is defined as the $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

(3) Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.



6 Parameter Measurement Information




图 6-1. Driver V_{OD2} and V_{OC}






图 6-2. Driver V_{OD3}



- A. C_L includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1$ MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.

图 6-3. Driver Test Circuit and Voltage Waveforms



- A. C_L includes probe and jig capacitance.



- B. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.

图 6-4. Driver Test Circuit and Voltage Waveforms




图 6-5. Driver Test Circuit and Voltage Waveforms






图 6-6. Receiver V_{OH} and V_{OL} Test Circuit




- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.
- C. $t_{pd} = t_{PLH}$ or t_{PHL} .

图 6-7. Receiver Test Circuit and Voltage Waveforms



TEST CIRCUIT



VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_O = 50 \Omega$.

图 6-8. Receiver Test Circuit and Voltage Waveforms



7 Detailed Description

7.1 Functional Block Diagram




图 7-1. Schematic of Inputs and Outputs

7.2 Device Functional Modes

Function Tables

表 7-1. Driver⁽¹⁾

INPUT D	ENABLE DE	OUTPUTS	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

表 7-2. Receiver⁽¹⁾

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
$V_{ID} \geq 0.2 \text{ V}$	L	H
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	L	?
$V_{ID} \leq -0.2 \text{ V}$	L	L
X	H	Z
Inputs open	L	H

(1) H = high level, L = low level, X = irrelevant, Z = high impedance





Order information


Order Number	Package	Package Quantity	Marking On The park
SN75ALS176ADR-TUDI	SOP8	Tape,Reel,2500	SN75ALS176ADR
SN75ALS176BDR-TUDI	SOP8	Tape,Reel,2500	SN75ALS176BDR
SN75ALS176DR-TUDI	SOP8	Tape,Reel,2500	SN75ALS176DR



Package SOP8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
B	0.330	0.510	0.013	0.020
C	0.190	0.250	0.007	0.010
D	4.780	5.000	0.188	0.197
E	3.800	4.000	0.150	0.157
E1	5.800	6.300	0.228	0.248
e	1.270TYP		0.050TYP	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°





Important statement:

- TUDI Semiconductor reserves the right to modify the product manual without prior notice! Before placing an order, customers need to confirm whether the obtained information is the latest version and verify the completeness of the relevant information.
- Any semi-guide product is subject to failure or malfunction under specified conditions. It is the buyer's responsibility to comply with safety standards when using TUDI Semiconductor products for system design and whole machine manufacturing. And take the appropriate safety measures to avoid the potential in the risk of loss of personal injury or loss of property situation!
- TUDI Semiconductor products have not been licensed for life support, military, and aerospace applications, and therefore TUDI Semiconductor is not responsible for any consequences arising from the use of this product in these areas.
- If any or all TUDI Semiconductor products (including technical data, services) described or contained in this document are subject to any applicable local export control laws and regulations, they may not be exported without an export license from the relevant authorities in accordance with such laws.
- The specifications of any and all TUDI Semiconductor products described or contained in this document specify the performance, characteristics, and functionality of said products in their standalone state, but do not guarantee the performance, characteristics, and functionality of said products installed in Customer's products or equipment. In order to verify symptoms and conditions that cannot be evaluated in a standalone device, the Customer should ultimately evaluate and test the device installed in the Customer's product device.
- TUDI Semiconductor documentation is only allowed to be copied without any alteration of the content and with the relevant authorization. TUDI Semiconductor assumes no responsibility or liability for altered documents.
- TUDI Semiconductor is committed to becoming the preferred semiconductor brand for customers, and TUDI Semiconductor will strive to provide customers with better performance and better quality products.