

## 1A Low-Dropout Linear Regulator

### Features

- Input voltage range: 1.9V to 5.5V
- Fixed outputs of 1.2V, 1.8V, 3.0V, 3.3V
- Rated output current: 1A, when  $V_{IN} - V_{OUT(SET)} > 1V$ , rated output current reduce to 750mA
- Quiescent current: typical 85 $\mu$ A
- Typical 0.3 $\mu$ A shutdown current
- Typical 127mV dropout voltage at 1A load,  $V_{OUT}=3.3V$
- Power supply rejection ratio: typical 82dB ( $I_{OUT}=30mA$ ,  $freq=1kHz$ )
- Noise: typical 26 $\mu$ Vrms ( $I_{OUT}=30mA$ ,  $BW=10Hz$  to 100kHz)
- Built-in output short protection: typical 130mA when output short to ground
- Output auto discharge function
- WBDNF 1.6mmX1.2mmX0.37mm-8L package

### Applications


Battery-powered equipment

Smart phone


Digital camera

STB

### Typical Application Circuit




**Fixed Output Voltage Application**



**Adjustable Output Voltage Application**

When  $V_{IN} - V_{OUT(SET)} > 1V$ , the output capability of AW3707DXXX is reduced to 750mA due to the problem of heat dissipation.

## Pin Configuration and Top Mark



## Pin Definition

No.	NAME	DESCRIPTION
1	OUT	Regulated output voltage pin. Put a 1 $\mu$ F or more ceramic capacitor at the output pin.
2	OUT	Regulated output voltage pin. Put a 1 $\mu$ F or more ceramic capacitor at the output pin.
3	NC	Not connect
4	FB/ADJ	Feedback /adjustable pin (connect this pin directly to the OUT pin or to the resistor divider)
5	GND	Ground.
6	CE	Chip enable pin. Built-in pull-down resistor. (High Active)
7	IN	Input supply pin. Put a 1 $\mu$ F or more bypass capacitor at the power supply.
8	IN	Input supply pin. Put a 1 $\mu$ F or more bypass capacitor at the power supply.
9	EPAD	It's recommended to connect the EPAD to GND, but leaving it open is also acceptable.

## Name Rule

AW3707 Y XXX ZZZ

**Package**

DNR: DFN1216

**Output Voltage**

E.g.

180: Output Voltage 1.8V

**Auto-discharge Function**

D: Available

B: Not available


Awinic Confidential

## Device Comparison Table


Part Number	V <sub>OUT(SET)</sub>	Rated Current	CE Active	Auto Discharge
AW3707D120DNR	1.2V or ADJ	1A	High	YES
AW3707D180DNR	1.8V	1A	High	YES
AW3707D300DNR	3.0V	1A	High	YES
AW3707D330DNR	3.3V	1A	High	YES

Awinic Confidential


## Functional Block Diagram



## Typical Application Circuits



Fixed Output Voltage Application



Adjustable Output Voltage Application

### Notice for typical application circuits:

Capacitance of  $C_{IN}$  and  $C_{OUT}$  should be  $1\mu\text{F}$  or more.

The input and output capacitor must be located a distance of not more than 1 cm.

$V_{OUT\_ADJ} = V_{OUT\_SET} \left(1 + \frac{R_1}{R_2}\right)$ , where  $V_{OUT\_SET}$  is 1.2V. Set  $I_{R1}$ ,  $I_{R2}$  in range from  $10\mu\text{A}$  to  $100\mu\text{A}$  for better performance.

## Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW3707D120DNR	-40°C~85°C	WBDFN 1.6mmX1.2m m-8L	MDEF	MSL1	ROHS+HF	3000 units/ Tape and Reel
AW3707D180DNR	-40°C ~ 85°C	WBDFN 1.6mmX1.2m m-8L	VF1B	MSL1	ROHS+HF	3000 units/ Tape and Reel
AW3707D300DNR	-40°C ~ 85°C	WBDFN 1.6mmX1.2m m-8L	2Q0D	MSL1	ROHS+HF	3000 units/ Tape and Reel
AW3707D330DNR	-40°C ~ 85°C	WBDFN 1.6mmX1.2m m-8L	4CSH	MSL1	ROHS+HF	3000 units/ Tape and Reel

**Absolute Maximum Ratings**<sup>(NOTE1)</sup>

PARAMETERS	RANGE
Input voltage range $V_{BUS}$	-0.3V to 6.5V
Enable control voltage range	-0.3V to 6.5V
Output voltage range	-0.3V to 6.5V
Junction-to-ambient thermal resistance $\theta_{JA}$ <sup>(NOTE2)</sup>	144°C/W
Power Dissipation <sup>(NOTE3)</sup>	868mW
Operating free-air temperature range	-40°C to 85°C
Maximum operating junction temperature $T_{JMAX}$	150°C
Recommended operating junction temperature $T_{J\_REC}$	-40°C to 125°C
Storage temperature $T_{STG}$	-65°C to 150°C
Lead temperature (soldering 10 seconds)	260°C
ESD	
HBM (Human body model) <sup>(NOTE4)</sup>	±2kV
CDM(Charged device model) <sup>(NOTE5)</sup>	±1.5kV
Latch-Up	
Latch-Up <sup>(NOTE6)</sup>	+IT: 200mA -IT: -200mA

*NOTE1: Conditions out of those ranges listed in “absolute maximum ratings” may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in “recommended operating conditions”. Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.*

*NOTE2: Thermal resistance from junction to ambient is highly dependent on PCB layout.*

*NOTE3: Refer to POWER DISSIPATION for detailed information.*

*NOTE4: All pins. Test Condition: ANSI/ESDA/JEDEC JS-001-2017.*

*NOTE5: All pins. Test Condition: JEDEC EIA/JESD22-C101F .*

*NOTE6: Test Condition: JEDEC STANDARD NO.78E SEPTEMBER 2016 .*

## Electrical Characteristics




$V_{IN}=V_{OUT(SET)}+1V$ ,  $V_{CE}>1.1V$ ,  $I_{OUT}=1mA$ ,  $C_{IN}=C_{OUT}=1\mu F$ ,  $T_A=25^\circ C$  (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{IN}$	Input Voltage Range		1.9		5.5	V
$V_{OUT\_ACC}$	Output Voltage Accuracy		-2.5		2.5	%
$LOAD_{Reg}$	Load Regulation	$1mA \leq I_{OUT} \leq 1A$		1	40	mV
$LINE_{Reg}$	Line Regulation	$V_{OUT(SET)}+0.5V \leq V_{IN} \leq 5.5V$		1	5	mV
$V_{dropout}$	Dropout Voltage	$I_{OUT}=1A$ , $V_{OUT(SET)}=1.8V$		214		mV
		$I_{OUT}=1A$ , $V_{OUT(SET)}=3.3V$		127		mV
$I_{SD}$	Shutdown Current	$V_{CE}<0.4V$		0.3	1	$\mu A$
$I_Q$	Quiescent Current	$I_{OUT}=0mA$		85	133	$\mu A$
$V_{CEH}$	CE Input Voltage "H"	$-40^\circ C \leq T_A \leq 85^\circ C$	1.1			V
$V_{CEL}$	CE Input Voltage "L"	$-40^\circ C \leq T_A \leq 85^\circ C$			0.4	V
$PSRR$		$I_{OUT}=30mA$ , $f=1kHz$		82		dB
$V_N$	Output Voltage Noise	$I_{OUT}=30mA$ , $BW=10Hz$ to $100kHz$		26		$\mu V_{rms}$
$I_{CL}$	Output Current Limit		1			A
$I_{SC}$	Short Current Limit	$V_{OUT}=0V$		130		mA
$VTC$	Output Voltage Temperature Coefficient	$-40^\circ C \leq T_A \leq 85^\circ C$		$\pm 80$		ppm/ $^\circ C$
$R_{DISC}$	Auto Discharge Resistance	$V_{CE}<0.4V$ , $I_{OUT}=0mA$		66		$\Omega$
$R_{CE}$	CE Pull Down Resistance			2.2		M $\Omega$
$T_{SDH}$		Temperature Rising		155		$^\circ C$
$T_{SDL}$		Temperature Falling		110		$^\circ C$
$I_{REV}$	Reverse Current	$V_{OUT(SET)}=1.2V$ , $V_{OUT}=V_{OUT(SET)}+1.0V$ $0 \leq V_{IN} \leq V_{OUT}$		0.2		$\mu A$
$V_{REV\_DET}$	Detection Offset Voltage in Reverse Current Protection Mode	$V_{OUT} \geq 0.7V, 0 \leq V_{IN} \leq 5.5$ $V_{REV\_DET} = V_{OUT} - V_{IN}$		30		mV
$V_{REV\_REL}$	Release Offset Voltage in Reverse Current Protection Mode			20		mV




## Typical Characteristics

$V_{IN}=V_{OUT(SET)}+1V$ ,  $V_{CE}>1.1V$ ,  $I_{OUT}=1mA$ ,  $C_{IN}=C_{OUT}=1\mu F$ ,  $T_A=25^\circ C$ , In Typical Application Circuit, unless other noted.


### 1) Output Voltage vs. Output Current ( $C_{IN}=C_{OUT}=1\mu F$ , $T_A=25^\circ C$ )




2) Output Voltage vs. Input Voltage ( $C_{IN}=C_{OUT}=1\mu F$ ,  $T_A=25^\circ C$ )






3) Quiescent Current vs. Input Voltage ( $C_{IN}=C_{OUT}=1\mu F$ ,  $T_A=25^\circ C$ )




4) Short Current Limit vs. Temperature ( $C_{IN}=C_{OUT}=1\mu F$ )




5) Output Voltage vs. Temperature ( $C_{IN}=C_{OUT}=1\mu F, I_{OUT}=1mA$ )




6) Quiescent Current vs. Temperature ( $C_{IN}=C_{OUT}=1\mu F$ )




7) Standby Current vs. Temperature ( $C_{IN}=C_{OUT}=1\mu F$ )




8) Dropout Voltage vs. Output Current ( $C_{IN}=C_{OUT}=1\mu F, T_A=25^\circ C$ )




9) Ripple Rejection vs. Frequency ( $C_{IN}=0.1\mu F, C_{OUT}=1\mu F, T_A=25^\circ C$ )



10) Line Transient ( $C_{IN}=C_{OUT}=1\mu F, t_r = t_f = 10\mu s, T_A=25^\circ C$ )




11) Load Transient ( $C_{IN}=C_{OUT}=1\mu F$ ,  $t_r=t_f=1\mu s$ ,  $T_A=25^\circ C$ )




C1: 20.0mV/div C3: 50.0mA/div

C1: 100.0mV/div C3: 100.0mA/div




C1: 100.0mV/div C3: 200.0mA/div




C1: 20.0mV/div C3: 50.0mA/div

C1: 100.0mV/div C3: 100.0mA/div




C1: 100.0mV/div C3: 200.0mA/div




C1: 20.0mV/div C3: 50.0mA/div

C1: 100.0mV/div C3: 100.0mA/div




C1: 100.0mV/div C3: 200.0mA/div

12) Turn-on/off Waveform by CE Pin signal ( $C_{IN}=C_{OUT}=1\mu F$ ,  $T_A=25^\circ C$ )



C1: 1V/div C2: 1V/div

C1: 1V/div C2: 1V/div



C1: 1V/div C2: 1V/div

C1: 1V/div C2: 1V/div




## Detailed Functional Description

AW3707DXXX is a low dropout voltage regulator. After powered on, with CE pin assertion, feedback voltage and a voltage related to the voltage reference are transmit to positive input terminal and negative input terminal of an error amplifier (EA) respectively. The output signal of EA is used to control the open-state of power MOSFET. After soft-start, feedback voltage signal compares with the established reference voltage, making output voltage stable and accurate.

### Reverse Current Protection Circuit

Usually, the LDO using PMOS output transistor contains a parasitic diode between VIN pin and VOUT pin. Therefore, if VOUT is higher than VIN, the parasitic diode becomes forward direction. As a result, the current flows from VOUT pin to VIN pin. The AW3707DXXX integrates a reverse current protection circuit, which stops the reverse current from VOUT pin to VIN pin when Vout becomes higher than VIN.

Following figure shows the principle of each mode. When giving the OUT pin a constant voltage and decreasing the IN voltage. When the IN voltage become lower than  $OUT - V_{REV\_DET}$ , the reverse current protection starts to function to stop the load current. By increasing the IN voltage higher than  $OUT - V_{REV\_REL}$ , the protection mode will be released to let the load current to flow.



### Enable Operation

AW3707DXXX uses CE pin to realize enable operation. Applying proper value of voltage to CE pin can make IC enable/disable.

If the voltage of CE pin is less than 0.4V, AW3707DXXX is guaranteed to be disabled. In this state, function modules of IC and power MOSFET are turned off. And the auto discharge function is open making output discharge through a 66Ω resistor to Ground. In disable state, AW3707DXXX only consumes a typical 0.3uA current.

If the voltage of CE pin is more than 1.1V, AW3707DXXX is guaranteed to be enabled. In this state, the auto discharge MOSFET is closed, and AW3707DXXX regulates output voltage to the designed value of voltage.

A 2.2MΩ resistor to Ground is built-in at CE pin, making sure that the IC is disabled when CE pin floats. If Enable function is not required, CE pin should be connected directly to IN pin.

## Output Current Limit

AW3707DXXX integrates output current limit function, protecting IC from excessive current . When the load is excessively heavy, AW3707DXXX limits the current flowing through the IC to a typical 1.5A current. This value is specially designed, so that IC is protected properly and the output capability of 1A is not influenced either.

Meanwhile, AW3707DXXX integrates fold-back current limit function, lowering the system dissipation when output overload or short to Ground.

## Thermal Shutdown

AW3707DXXX integrates thermal shutdown function, protect IC from excessively high temperature.

When the chip temperature exceeds 155°C, AW3707DXXX detects it as an over-temperature event, triggering thermal shutdown, which will turn off the main function module, including power MOSFET. This inhibits increase of chip's temperature. IC would keep the protection-state on until the chip's temperature falls below to 110°C. At this moment, the over-temperature protection-state is released, IC resumes to work again .The hysteresis avoids IC's turning off and on frequently around the Thermal Shutdown threshold.

## Auto Discharge

AW3707DXXX makes output voltage decrease quickly when in disable state or thermal shutdown state, benefit from integrating auto discharge function.

## Application Information

### Power Dissipation and Device Operation

The permissible power dissipation is dependent on the ambient temperature  $T_A$  and the junction-to-ambient thermal resistance  $R_{\theta JA}$ .

The absolute maximum allowable power dissipation for the device in a given package can be calculated using Equation below, where  $T_{J\_MAX} = 150^\circ\text{C}$  :

$$PD_{MAX\_ABS} = (T_{J\_MAX} - T_A) / R_{\theta JA}$$

The recommended maximum allowable power dissipation for the device in a given package can be calculated using Equation below, where  $T_{J\_REC} = 125^\circ\text{C}$  :


$$PD_{MAX\_REC} = (T_{J\_REC} - T_A) / R_{\theta JA}$$

The actual power being dissipated in the device can be represented by Equation below:

$$PD_{ACT} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

These equations above establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device.

The graphs of Power Dissipation vs. Ambient Temperature are showed below :



The above graphs show the maximum power dissipation of the respective package at  $T_{J\_REC} = 125^\circ\text{C}$  and  $T_{J\_MAX} = 150^\circ\text{C}$ . Operating the device in the region between  $PD_{MAX\_REC}$  and  $PD_{MAX\_ABS}$  might have a negative influence on its lifetime.

### Capacitors Selection

#### IN pin: Input Capacitor $C_{IN}$

AW3707DXXX advises to use a  $1\mu\text{F}$  or more X5R or X7R ceramic capacitor at IN pin as shown in Typical Application Circuit.

#### OUT pin: Output Capacitor $C_{OUT}$

AW3707DXXX advises to use a  $1\mu\text{F}$  or more X5R or X7R ceramic capacitor at OUT pin as shown in Typical Application Circuit.

## Recommended Components List

Component	PART No.	DESCRIPTION	MFR	TYP.	UNIT
C <sub>IN</sub>	GRM155R61A105KE15	10V, X5R, 0402	MURATA	1	μF
	CL05A105K05NNNC	16V, X5R, 0402	Samsung	1	
C <sub>OUT</sub>	GRM155R61A105KE15	10V, X5R, 0402	MURATA	1	
	CL05A105K05NNNC	16V, X5R, 0402	Samsung	1	
	GRM155R61A225KE95	10V, X5R, 0402	MURATA	2.2	

## Output Voltage

FB/ADJ pin could be connected to the output pin directly to compensate voltage drop across the internal bond wiring and PCB traces or to the middle point of the output resistor divider to adjust the output voltage. The output voltage of the circuit is simply the same as the nominal output voltage of the LDO while FB/ADJ connected to the output pin. When connected to the resistor divider the output voltage is the nominal output voltage multiplied by the resistors divider ratio, see following equation.

$$V_{OUT\_ADJ} = V_{OUT\_SET} \left( 1 + \frac{R1}{R2} \right)$$

Where:

- V<sub>OUT-ADJ</sub> is output voltage of the circuit with resistor divider
- V<sub>OUT-SET</sub> is 1.2V ( the LDO's nominal output voltage)


Chose the R1 and R2 values to have their currents IR1 and IR2 in range from 10 to 100 μA for good stability and fast transient response. The capacitor C1 = 1 nF improves the stability and transient response as well.

## PCB Layout Consideration


The performance of a power source circuit using this device is highly dependent on a peripheral circuit. To obtain the optimal performance, A peripheral component or the device mounted on PCB should not exceed its rated voltage, rated current or rated power. When designing a peripheral circuit, guidelines below for PCB layout of AW3707DXXX should be obeyed:

1. All peripheral components should be placed as close as possible to the device with shortest-distance wirings. Connect an input capacitor (CIN) between the VIN and GND pins with shortest-distance wiring. Avoid connecting device and chip pins with two different layers of copper, use the same layer of copper instead.
2. IN and OUT pin are the large current input and output of the chip, ensure the wirings are sufficiently robust make IN, OUT, and meanwhile GND lines sufficient.
3. The connection lines between the planes of CIN or COUT and respective chip pin should be as short and wide as possible, to reduce noise and EMI interference. If the impedance of wiring between the VIN VOUT and GND pins is high, it may cause noise pickup or unstable operation.
4. Connect an output capacitor (COUT) between the VOUT and GND pins with shortest-distance wiring.
5. The exposed plane of chip and GND pins must be connected to the large-area ground layer of PCB directly, meanwhile place sufficient vias below the exposed plane. Thus we can decrease the thermal resistor on the board to optimize heat-diffusion performance.

## Tape And Reel Information



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: The above picture is for reference only. Please refer to the value in the table below for the actual size



### DIMENSIONS AND PIN1 ORIENTATION

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
180	8.4	1.37	1.77	0.55	2	4	4	8	Q1


All dimensions are nominal



Land Pattern Data




NON SOLDER MASK DEFINED



SOLDER MASK DEFINED

Unit: mm

## Reflow



Reflow Note	Spec
Ramp-up rate ( $T_{S_{max}}$ to $T_P$ )	3°C/second max.
Preheat temperature ( $T_{S_{min}}$ to $T_{S_{max}}$ )	150°C to 200°C
Preheat time ( $t_s$ )	60 - 180 seconds
Time above $T_L$ , 217°C ( $t_L$ )	60 - 150 seconds
Peak temperature ( $T_P$ )	260°C
Time within 5°C of peak temperature( $t_p$ )	20 - 40 seconds
Ramp-down rate	6°C/second max.
Time 25°C to peak temperature	8 minutes max.

## Revision History

Version	Date	Change Record
V1.0	May. 2019	Officially released
V1.1	Oct. 2020	Update Ouput Voltage vs. Input Voltage curve
V1.2	Apr. 2021	Update output capability
V1.3	Apr. 2022	Added information about EPAD; Add graphs of Power Dissipation vs. Ambient Temperature; Add Recommended operating junction temperature $T_{J\_REC}$ ; Add reflow curve
V1.4	Jun. 2022	Added ADJ edition information about AW3707D120DNR in Page 2/3/18
V1.5	Jul. 2022	Update I <sub>CL</sub>
V1.6	Oct. 2022	Added Power Dissipation in Page 7; Update range of adjustable Output Voltage version; Added Name Rule.
V1.7	Feb. 2025	Reduce V <sub>OUT</sub> of 1.5V/2.5V/2.8V.(P1-4) Update Electrical Characteristics.(P8)

Awinic Confidential

## Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.