

## Triple Outputs Switching Converter With I<sup>2</sup>C for AMOLED Display


### FEATURES

- Input voltage: 2.5V ~ 4.8V
- Excellent line and load transient response
- Programmable output voltage from 4.6V to 5V in 100mV steps (Default: 4.6V)
- Programmable output voltage from -6.6V to -0.5V in 100mV steps (Default: -4V)
- Programmable output voltage from 6.5V to 8.0V in 50mV steps (Default: 7.6V)
- Max Output current for ELVDD and ELVSS
- 1000mA @ V<sub>IN</sub>=2.5V, ELVDD=4.6V, ELVSS= -4V
- 1000mA @ V<sub>IN</sub>=2.7V, ELVDD=4.6V, ELVSS= -5.5V
- 150mA Max Output current for AVDD
- Short Circuit Protection (SCP)
- WLCSP 2.017x2.017-25B

### APPLICATIONS

Active Matrix OLED

### TYPICAL APPLICATION CIRCUIT




### GENERAL DESCRIPTION

The AWP37579ACSR is specially designed for AMOLED (Active Matrix organic LED) Display panels. It integrates two high performance boost converters, VO1 (positive voltage ELVDD) and VO3 (AVDD), one inverting buck-boost converter for VO2 (negative voltage ELVSS). These converters have excellent line and load transient response.


The output voltage can be programmed by I<sup>2</sup>C protocols, which conveniently enables the ELVSS output voltage transition in fine steps. I<sup>2</sup>C address is 0x03H.

## PIN CONFIGURATION AND TOP MARK

AWP37579ACSR  
(Top View)




AWP37579ACSR Marking  
(Top View)



## PIN DEFINITION

Ball No.	Symbol	I/O	Description
D1, E1	LX1	Output	Switching node of ELVDD Boost converter
D2, E2, E3	VO1	Output	Output voltage of ELVDD Boost converter
B1, C1, C2	PGND1	GND	Power ground for ELVDD Boost converter
C4, C5, D5	LX2	Output	Switching node of ELVSS inverting Buck-boost converter
D4, E4, E5	VO2	Output	Output voltage of ELVSS inverting Buck-boost converter
A5, B4, B5	PVIN	Input	Input supply voltage for Power
A2	LX3	Output	Switching node of AVDD Boost converter
A1	VO3	Output	Output voltage of AVDD Boost converter
B2	PGND2	GND	Power ground for AVDD Boost converter
A4	AVIN	Input	Input supply voltage for analog
A3	AGND	GND	Analog ground
D3	SDA	Input	I <sup>2</sup> C Serial Data Bidirectional
C3	SCL	Input	I <sup>2</sup> C Serial Clock Input
B3	SET	Input	Floating Pin. It is recommended that the SET pin be grounded.

FUNCTIONAL BLOCK DIAGRAM



**ORDERING INFORMATION**

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AWP37579ACSR	-40°C ~ 85°C	WLCSP 2.017×2.017-25B	NAU0	MSL1	RoHS+HF	4500 units/ Tape and Reel

**ABSOLUTE MAXIMUM RATINGS**(NOTE1)

PARAMETERS		RANGE
Supply voltage range AVIN, PVIN		-0.3V to 6V
Input voltage range	SCL, SDA, SET	-0.3V to 6V
Output voltage range	VO1	-0.3V to 6V
	LX1	-0.3V to 7V
	VO3	-0.3V to 10V
	LX3	-0.3V to VO3+0.3V
	VO2	-8V to 0.3V
	LX2	-8V to PVIN+0.3V
Junction-to-ambient thermal resistance $\theta_{JA}$		58°C/W
Operating free-air temperature range $T_A$		-40°C to 85°C
Operating junction temperature range $T_J$		-40°C to 125°C
Maximum operating junction temperature $T_{JMAX}$		165°C
Storage temperature $T_{STG}$		-65°C to 160°C
Lead temperature (soldering 10 seconds)		260°C
ESD(Including HBM CDM)(NOTE 2)		
HBM		±2kV
CDM		±1.5kV
Latch-Up		
Test standard: JESD78F		+IT: +200mA -IT: -200mA

**NOTE1:** Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

**NOTE2:** The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. Test method: ESDA/JEDEC JS-001-2023(HBM). ESDA/JEDEC JS-002-2022(CDM).

## Recommended Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{IN}$	Input voltage	2.5	3.7	4.8	V
$C_{IN}$	Input capacitance	40	66		$\mu F$
$C_{OUT(NOTE\ 3)}$	Output capacitance	$C_{OUT}$ of VO1	44		$\mu F$
		$C_{OUT}$ of VO2	44		$\mu F$
		$C_{OUT}$ of VO3	22		$\mu F$
$L_1(NOTE\ 4)$	Inductance for VO1		2.2		$\mu H$
			4.7		$\mu H$
$L_2(NOTE\ 4)$	Inductance for VO2		1.0		$\mu H$
			2.2		$\mu H$
$L_3(NOTE\ 4)$	Inductance for VO3		4.7		$\mu H$
			10		$\mu H$
$T_A$	Operating free-air temperature range	-40	25	85	$^{\circ}C$

**NOTE3:** The minimum value of the required capacitor for 1000mA load at  $V_{VO1} = 4.6V$  or  $V_{VO2} = -4.0V$  is  $13.2\mu F$  and for 150mA load at  $V_{VO3} = 7.6V$  is  $3.9\mu F$ . In order to improve the stability at lower input voltage and heavy loads, it is recommended that another  $22\mu F$  capacitor be added to the VO1 and VO2 outputs.

**NOTE4:** In addition to typical application, AWP37579ACSR can supports  $L1 = 4.7\mu H$ ,  $L2 = 2.2\mu H$  and  $L3 = 4.7\mu H$ .

**ELECTRICAL CHARACTERISTICS**

AVIN = PVIN = 3.7V, V<sub>VO1</sub> = 4.6V, V<sub>VO2</sub> = -4V, V<sub>VO3</sub> = 7.6V, typical values are at T<sub>A</sub> = T<sub>J</sub> = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT AND THERMAL PROTECTION</b>						
AVIN, PVIN	Input voltage range		2.5	3.7	4.8	V
I <sub>SD</sub>	Shutdown current	SDA = SCL = GND, total current flowing into AVIN and PVIN			1.5	μA
I <sub>Q</sub>	Quiescent current	IOUT = 0mA			6	mA
V <sub>UVLO</sub>	Under-voltage lockout threshold	AVIN Falling	1.75	2.05	2.15	V
		AVIN Rising	1.85	2.15	2.25	V
T <sub>SD</sub>	Thermal shutdown temperature	Temperature Rising		165		°C
<b>ELVDD BOOST CONVERTER(VO1)</b>						
V <sub>VO1</sub>	Output voltage		4.6	4.6	5	V
	Output voltage accuracy	No load	-0.5		0.5	%
No load, T <sub>A</sub> = -40°C to +85°C		-0.8		0.8	%	
I <sub>O1MAX</sub> (NOTE 5)	Maximum Output Current	AVIN = PVIN = 2.5V ~ 4.8V, V <sub>VO2</sub> = -4V	1000			mA
		AVIN = PVIN = 2.7V ~ 4.8V, V <sub>VO2</sub> = -5.5V	1000			mA
R <sub>DSONS</sub>	Switch on-resistance	I <sub>DS</sub> = 200 mA		80		mΩ
R <sub>DSONR</sub>	Rectifier on-resistance			60		mΩ
f <sub>SW1</sub>	Switching frequency			1.45		MHz
			-10		10	%
I <sub>LIMIT1</sub>	Switch current limit	Inductor peak current	2.8	3.5		A
V <sub>SCP1</sub>	Short-circuit threshold in operation	Voltage decrease from nominal V <sub>VO1</sub>		0.9x V <sub>VO1</sub>		V
t <sub>SCP1</sub>	Short-circuit detection time in operation			1		ms
R <sub>DCHG1</sub>	Discharge resistance	FD = ON, I <sub>O1</sub> = 1mA	30	50	70	Ω
Line Regulation	V <sub>VO1_LINEREG</sub>	I <sub>O1</sub> = 100mA, V <sub>IN</sub> = 2.5V to 4.8V		10		mV
Load Regulation	V <sub>VO1_LOADREG</sub>	I <sub>O1</sub> = 1mA ~ 1000mA		25		mV
<b>ELVSS INVERTING BUCK-BOOST CONVERTER (VO2)</b>						
V <sub>VO2</sub>	Output voltage range		-6.6	-4.0	-0.5	V
	Output voltage accuracy	No load	-25		25	mV
No load, T <sub>A</sub> = -40°C to +85°C		-40		40	mV	
I <sub>O2MAX</sub> (NOTE 5)	Maximum Output Current	AVIN = PVIN = 2.5V ~ 5.0V, V <sub>VO2</sub> = -4V			-1000	mA
		AVIN = PVIN = 2.7V ~ 5.0V, V <sub>VO2</sub> = -5.5V			-1000	mA
R <sub>DSONS</sub>	Switch on-resistance	I <sub>DS</sub> = 200 mA		45		mΩ
R <sub>DSONR</sub>	Rectifier on-resistance			45		mΩ

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SW2</sub>	Switching frequency			1.45		MHz
			-10		10	%
I <sub>LIMIT2</sub>	Switch current limit	AVIN = PVIN = 2.5 V	4.8	5.8		A
R <sub>DCHG2</sub>	Discharge resistance	FD = ON, I <sub>O2</sub> = 1 mA	30	50	70	Ω
V <sub>SCP2</sub>	Short circuit threshold in operation	Voltage increase from nominal V <sub>VO2</sub>		0.8x V <sub>VO2</sub>		V
t <sub>SCP2</sub>	Short circuit detection time in operation			1		ms
V <sub>SSD</sub>	Start-up short detection threshold			200		mV
Line Regulation	V <sub>VO2_LINEREG</sub>	I <sub>O2</sub> = 100mA, V <sub>IN</sub> = 2.5V to 4.8V		10		mV
Load Regulation	V <sub>VO2_LINEREG</sub>	I <sub>O2</sub> = 1mA ~ 1000mA		25		mV
<b>AVDD BOOST CONVERTER (VO3)</b>						
V <sub>VO3</sub>	Output voltage		6.5	7.6	8.0	V
	Output voltage accuracy	No load	-0.8		0.8	%
		No load, T <sub>A</sub> = -40°C to +85°C	-1.0		1.0	%
I <sub>O3MAX</sub>	Maximum Output Current	AVIN = PVIN = 2.5V ~ 4.8V	150			mA
R <sub>DSONS</sub>	Switch on-resistance	I <sub>DS</sub> = 30 mA		300		mΩ
R <sub>DSONR</sub>	Rectifier on-resistance			500		mΩ
f <sub>SW3</sub>	Switching frequency			1.45		MHz
			-10		10	%
I <sub>LIMIT3</sub>	Switch current limit	Inductor peak current	0.8	1.0		A
R <sub>DCHG3</sub>	Discharge resistance	FD = ON, I <sub>O3</sub> = 1 mA	40	70	100	Ω
V <sub>SCP3</sub>	Short-circuit threshold in operation	Voltage decrease from nominal V <sub>VO3</sub>		0.8x V <sub>VO3</sub>		V
t <sub>SCP3</sub>	Short-circuit detection time in operation			1		ms
Line Regulation	V <sub>VO3_LINEREG</sub>	I <sub>O3</sub> = 50mA, V <sub>IN</sub> = 2.5V to 4.8V		5		mV
Load Regulation	V <sub>VO3_LINEREG</sub>	I <sub>O3</sub> = 1mA ~ 150mA		10		mV
<b>CTRL INTERFACE(SCL, SDA)</b>						
V <sub>IH</sub>	High level input voltage	AVIN = PVIN = 2.5V ~ 4.8V	0.84			V
V <sub>IL</sub>	Low level input voltage	AVIN = PVIN = 2.5V ~ 4.8V			0.36	V
<b>POWER SEQUENCE</b>						
t <sub>SS1</sub> <sup>(NOTE 6)</sup>	VO1 soft-start time			3		ms
t <sub>SS2</sub> <sup>(NOTE 6)</sup>	VO2 soft-start time			3		ms
t <sub>SS3</sub> <sup>(NOTE 6)</sup>	VO3 soft-start time			3		ms

NOTE5: The specific parameters of the peripheral inductors are as follows:

L1: DFE252012F-2R2M=P2 3.3A, 82mΩ, 252012 L2: SKFB252010-1R0M 4.4A, 38mΩ, 252010

L3: DFE252012F-100M=P2 1.4A, 480mΩ, 252012

Test Condition: Ambient temperature is 60°C, the load current is only between the VO1 and VO2, VO3 is no load, AWP37579ACSR works stably in laboratory test environment.

NOTE6: Guaranteed by design characterization and correlation with process controls. Not fully test in production.

## I<sup>2</sup>C INTERFACE TIMING

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
F <sub>SCL</sub>	Interface Clock Frequency			400	kHz
t <sub>DEGLITCH</sub>	Deglitch Time	SCL	83		ns
		SDA	115		ns
t <sub>HD:STA</sub>	(Repeat-Start) Start Condition Hold Time	0.6			μs
t <sub>LOW</sub>	Low Level Width of SCL	1.3			μs
t <sub>HIGH</sub>	High Level Width of SCL	0.6			μs
t <sub>SU:STA</sub>	(Repeat-Start) Start Condition Setup Time	0.6			μs
t <sub>HD:DAT</sub>	Data Hold Time	0			μs
t <sub>SU:DAT</sub>	Data Setup Time	0.1			μs
t <sub>R</sub>	Rising Time of SDA and SCL			0.3	μs
t <sub>F</sub>	Falling Time of SDA and SCL			0.3	μs
t <sub>SU:STO</sub>	Stop Condition Setup Time	0.6			μs
t <sub>BUF</sub>	Time Between Start and Stop Condition	1.3			μs
















Figure 1 I<sup>2</sup>C Interface Timing

## TYPICAL CHARACTERISTICS

$V_{IN} = P_{VIN} = V_{IN} = 3.7V$ ,  $V_{VO1} = 4.6V$ ,  $V_{VO2} = -4V$ ,  $V_{VO3} = 7.6V$ ,  $L1 = 2.2\mu H$ ,  $L2 = 1.0\mu H$ ,  $L3 = 4.7\mu H$ . Typical values are at  $T_A = T_J = 25^\circ C$  (unless otherwise noted)








Figure 14 VO1 Switching and Output Waveforms at light load




Figure 15 VO1 Switching and Output Waveforms at heavy load




Figure 16 VO2 Switching and Output Waveforms at light load



Figure 17 VO2 Switching and Output Waveforms at heavy load




Figure 18 VO3 Switching and Output Waveforms at light load




Figure 19 VO3 Switching and Output Waveforms at heavy load




Figure 20 Line transient at No load










Figure 21 Line transient at light load (10mA)



## DETAILED FUNCTIONAL DESCRIPTION

### Sequence




Figure 28 Power-up Sequence Timing diagram with I2C




Figure 29 Software Reset Timing diagram

The power-up sequence with I<sup>2</sup>C is shown as Figure 28. To limit inrush current, it is recommended that configuring CH3\_EN firstly so that the AVDD boost convert begins soft-start, the soft-start lasts for 3ms typically.

Secondly, it is suggested that a  $t_{DELAY}$  (generally: 5ms) time between CH1\_EN and CH2\_EN. The soft-start time for the ELVDD boost convert and the ELVSS inverting buck-boost convert is 3ms typically.

The software reset timing diagram is shown as Figure 29. By writing SFRST=1 via I<sup>2</sup>C interface will reset the AWP37579ACSR internal circuits and all configuration registers, after the soft reset command is input through I<sup>2</sup>C, it needs to wait at least **2ms** before any other I<sup>2</sup>C command can be accepted.

### ELVSS Transition

AWP37579ACSR also has the slew rate control during the transition of the ELVSS output voltage, which aims to accomplish smooth voltage changes. The default ramp time is 100 $\mu$ s typically, step is 100mV, the wider the transition range of the ELVSS output voltage, the longer the transition time. The ramp time can be configured by RAMP\_MD.

AWP37579ACSR supports fine steps in the transition of ELVSS, which is configured by CH2\_VOCTL<2:1>, the minimum step is 25mV. CH2\_VOCTL<2:1> is written to take effect and needs to be written CH2\_VOSEL <5:0> again. Additionally, it should be noted that if voltage adjustment is required based on CH2\_VOSEL <5:0>, CH2\_VOCTL<2:1> must be rewritten to 00.




Figure 30 ELVSS Transition

## Maximum Output Current Capacity

AWP37579ACSR operates with an input voltage range of 2.5V to 4.8V. However, due to different input and output voltage, the maximum output current capacity is quite different, and also affected by peripheral inductors and capacitors, additional input capacitors are recommended for lower input supply voltage.

The maximum output current in  $T_A = 60^\circ\text{C}$  for different  $V_{IN}$  and  $V_{O2}$  voltages is shown in Table 1.

Table 1. The maximum output current

$V_{IN}$ (V)	The maximum output current (A)				
	$V_{V02} = -2V$	$V_{V02} = -4V$	$V_{V02} = -5V$	$V_{V02} = -5.5V$	$V_{V02} = -6V$
2.5	1.2	1	0.95	0.9	0.82
2.6	1.275	1.05	0.99	0.95	0.86
2.7	1.36	1.1	1.03	1	0.9
2.8	1.435	1.15	1.07	1.04	0.94
2.9	1.5	1.2	1.11	1.08	0.98
3	1.57	1.25	1.15	1.12	1.02
3.1	1.63	1.3	1.19	1.16	1.06
3.2	1.68	1.35	1.23	1.2	1.1
3.3	1.73	1.4	1.27	1.24	1.14
3.4	1.78	1.45	1.31	1.28	1.17

## Under Voltage Lock-out

Under Voltage Lock-out (UVLO) is implemented to detect the input voltage  $AV_{IN}$ . Once  $AV_{IN}$  drops below UVLO falling threshold, all of the three converters ( $AV_{DD}$ ,  $ELV_{DD}$  and  $ELV_{SS}$ ) stop switching; If  $AV_{IN}$  increases above UVLO rising threshold, the three converters restart switching and resume to their previous

settings.

### Start-up Short Detection (SSD)

The start-up short detection block detects the ELVSS output voltage to monitor whether ELVSS and ELVDD are short connected. When SSD function is enabled, if the ELVSS output voltage is pulled up to 0.2V (Default) after CH1\_EN, SSD function is triggered and the ELVDD and ELVSS converters shut down immediately. SSD function is disabled by default, and the trigger threshold is configured by CH2\_SSD\_SEL.

### Short Circuit Protection (SCP)

The short circuit protection block monitors the output voltages of the AVDD, ELVDD and ELVSS converters to protect the device of short connections to ground or overload. When a SCP or overload event occurs, all the three converters shut down.

An SCP or overload event occurs in the following cases:

- (1) After the output voltages of all the three converters are properly established, ELVDD output voltage falls below 90% of the target voltage and lasts for 1ms; ELVSS and AVDD output voltage falls below 80% of the target voltage and lasts for 1ms;
- (2) In soft-start process,  $V_{ELVDD}$ ,  $V_{ELVSS}$  and  $V_{AVDD}$  are not in regulation 4ms when ELVDD and ELVSS output voltages begin to establish.

### Thermal Shut-Down (TSD)

The Thermal Shut-Down (TSD) function protects the device when overheating occurs. If the IC's junction temperature exceeds 165°C, three converters stop operation. It can not exit this state automatically.

## General I<sup>2</sup>C Operation

The device supports the I<sup>2</sup>C serial bus and data transmission protocol. It operates as a slave on the I<sup>2</sup>C bus. The maximum clock frequency specified by the I<sup>2</sup>C standard is 400kHz. Connect to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of 1k~10kΩ when I<sup>2</sup>C frequency is 400kHz. Different high level from 1.2V to 5V of this I<sup>2</sup>C interface is supported.

### Device Address

AWP37579ACSR 7-bit slave address (A7~A1) is 0000011 binary (0x03H). After the START condition, the I<sup>2</sup>C master sends the 7-bit chip address followed by an eighth (A0) read or write bit (R/W). R/W = 0 indicates a WRITE function and R/W = 1 indicates a READ function.


**Table 2. Device Address**

A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	0	0	1	1	R/W

### I<sup>2</sup>C Start/Stop

I<sup>2</sup>C start: SDA changes from high level to low level when SCL is high level.


I<sup>2</sup>C stop: SDA changes from low level to high level when SCL is high level.



**Figure 31 I<sup>2</sup>C Start/Stop Condition Timing**

### Data Validation

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.



**Figure 32 Data Validation Diagram**

## ACK (Acknowledgement)

ACK means the successful transfer of I<sup>2</sup>C bus data. After master sends an 8-bit data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8-bit data, releases the SDA and waits for ACK from master. If ACK is send and I<sup>2</sup>C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I<sup>2</sup>C stop.




Figure 33 I<sup>2</sup>C ACK Timing


## Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a start condition, a number of byte transfers (set by the software) and a stop condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:


- a) Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- b) Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends data byte to be written to the addressed register
- g) Slave sends acknowledge signal
- h) If master will send further data bytes, the control register address will be incremented by one after acknowledge signal (repeat step f and g)
- i) Master generates STOP condition to indicate write cycle end

Figure 34 I<sup>2</sup>C Write Byte Cycle

### Read Cycle

In a read cycle, the following steps should be followed:

- Master device generates START condition
- Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8-bit)
- Slave sends acknowledge signal
- Master generates STOP condition followed with START condition or REPEAT START condition
- Master device sends slave address (7-bit) and the data direction bit (R/W = 1).
- Slave device sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register.
- If the master device generates STOP condition, the read cycle is ended.

Figure 35 I<sup>2</sup>C Read Byte Cycle

## REGISTER CONFIGURATION

### Register List

ADDR	NAME	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default
0x00	ID	RO	DEVICE_ID								0x03
0x01	SFRST	WO	RSVD							SFRST	0x00
0x02	EN	R/W	PR_OSC_ADJ <2:0>			EN_LF	EN_FD	CH3_EN	CH1_EN	CH2_EN	0x80
0x03	CTR1	R/W	RSVD		LF_SEL <1:0>		CH1_VOSEL <3:0>				0x00
0x04	CTR2	R/W	CH2_VOSEL <5:0>						CH2_VOCTL <2:1>		0x68
0x05	CTR3	R/W	RSVD		CH3_VOSEL <5:0>						0x08
0x06	CTR4	R/W	RSVD		CH2_SSD_SEL		RAMP_MD		PMIC_EN <1:0>		0x50
0x07	FLTDIS	R/W	RSVD	DIS_UVLO	DIS_OLP	DIS_SSD	DIS_ASCP	DIS_ELDSCP	DIS_ELSSCP	DIS_OTP	0x00
0x08	FLAG	RO	RSVD	OLP_FLAG	UVLO_FLAG	OTP_FLAG	SSD_FLAG	AVDDSCP_FLAG	ELVDDSCP_FLAG	ELVSSCP_FLAG	0x00

**NOTES:** The output voltage must be configured after setting the PMIC\_EN <1:0> = 11B.

### Register Detailed Description

#### DEVICE\_ID (Address 00H)

Bit	Symbol	R/W	Description	Default
7:0	DEVICE_ID	RO	Device ID 0x03	0x03

#### SFRST: Software reset (Address 01H)

Bit	Symbol	R/W	Description	Default
7:1	Reserved	WO	Not used	0x00
0	SFRST	WO	Soft reset <b>0: Disable</b> 1: Enable	

**EN: Output Voltage Enable (Address 02H)**

Bit	Symbol	R/W	Description	Default
7:5	PR_OSC_ADJ<2:0>	R/W	Switching Frequency Adjustment. <b>It is not configured effectly until CH3_EN =1.</b> 000: 1.1MHz 001: 1.2MHz 010: 1.3MHz 011: 1.4MHz <b>100: 1.45MHz</b>	0x80
4	EN_LF	R/W	Low Frequency enable <b>0: Disable</b> 1: Enable	
3	EN_FD	R/W	Fast Diacharge enable <b>0: Disable</b> 1: Enable	
2	CH3_EN	R/W	AVDD Boost enable <b>0: Disable</b> 1: Enable	
1	CH1_EN	R/W	ELVDD Boost enable <b>0: Disable</b> 1: Enable	
0	CH2_EN	R/W	ELVSS Inverting Buck-Boost enable <b>0: Disable</b> 1: Enable	

**CTR1 (Address 03H)**

Bit	Symbol	R/W	Description	Default
7:6	Reserved	R/W	Not used	0x00
5:4	LF_SEL<1:0>	R/W	Low Frequency Select <b>00: ELVSS:1/3 ELVDD/AVDD: 1/3</b> 01: ELVSS:1/2 ELVDD/AVDD: 1/4 10: ELVSS:1/3 ELVDD/AVDD: 1/6 11: ELVSS:1/4 ELVDD/AVDD: 1/8	
3:0	CH1_VOSEL<3:0>	R/W	Boost Voltage setting of ELVDD <b>0000: 4.6V</b> 0010: 4.7V 0100: 4.8V 0110: 4.9V 1000: 5.0V (100mV/step)	

## CTR2 (Address 04H)

Bit	Symbol	R/W	Description	Default
7:2	CH2_VOSEL<5:0>	R/W	Inverting Buck-Boost (IBB) Voltage setting of ELVSS 000000: -6.6V ~ 111101: -0.5V (100mV/step) <b>Default:</b> <b>011010: -4V</b>	0x68
1:0	CH2_VOCTL<2:1>	R/W	Fine ELVSS transition steps. Final CH2 Voltage=CH2_VOSEL<5:0>+CH2_VOCTL<2:1> <b>00: 0mV (Default)</b> 01: 25mV plus 10: 50mV plus 11: 75mV plus	

## CTR3 (Address 05H)

Bit	Symbol	R/W	Description	Default
7:6	Reserved	R/W	Not used	0x08
5:0	CH3_VOSEL<5:0>	R/W	Boost Voltage setting of AVDD 000000: 8.00V 000001: 7.95V 000010: 7.90V 000011: 7.85V 000100: 7.80V 000101: 7.75V 000110: 7.70V 000111: 7.65V <b>001000: 7.60V</b> 001001: 7.55V 001010: 7.50V 001011: 7.45V 001100: 7.40V 001101: 7.35V 001110: 7.30V 001111: 7.25V 010000: 7.20V 010001: 7.15V 010010: 7.10V 010011: 7.05V 010100: 7.00V 010101: 6.95V 010110: 6.90V 010111: 6.85V 011000: 6.80V	

			011001: 6.75V 011010: 6.70V 011011: 6.65V 011100: 6.60V 011101: 6.55V 011110: 6.50V (50mV/step)	
--	--	--	--	--

**CTR4 (Address 06H)**

Bit	Symbol	R/W	Description	Default
7	Reserved	R/W	Not used	0x50
6	Reserved	R/W	Prohibit modification. This bit is set to 1 by default.	
5:4	CH2_SSD_SEL	R/W	Select SSD Threshold Voltage 00: 100mV <b>01: 200mV</b> 10: 300mV 11: 400mV	
3:2	RAMP_MD	R/W	ELVSS Ramp Mode Select <b>00: 100µs/step</b> 01: 150µs/step 10: 300µs/step	
1:0	PMIC_EN <1:0>	R/W	PMIC Enable bits. <b>The IC can only operate normally when PMIC_EN &lt;1:0&gt; = 11B.</b> <b>00: Disable</b> 11: Enable	

**FLTDIS (Address 07H)**

Bit	Symbol	R/W	Description	Default
7	Reserved	R/W	Not used	0x00
6	DIS_UVLO	R/W	Disable UVLO Function <b>0: Normal enable</b> 1: Disable	
5	DIS_OLP	R/W	Disable OLP Function <b>0: Normal enable</b> 1: Disable	
4	DIS_SSD	R/W	Disable SSD Function <b>0: Disable SSD</b> 1: Normal enable	
3	DIS_ASCP	R/W	Disable AVDD SCP Function <b>0: AVDD SCP</b> 1: Disable AVDD SCP	
2	DIS_ELDSCP	R/W	Disable ELVDD SCP Function <b>0: ELVDD SCP</b> 1: Disable ELVDD SCP	

1	DIS_ELSSCP	R/W	Disable ELVSS SCP Function <b>0: ELVSS SCP</b> 1: Disable ELVSS SCP	
0	DIS_OTP	R/W	Disable OTP Function <b>0: OTP</b> 1: Disable OTP	

**FLAG (Address 08H)**

Bit	Symbol	R/W	Description	Default
7	Reserved	RO	Not used	0x00
6	OLP_FLAG	RO	OLP Fault Flag <b>0: Normal</b> 1: OLP Fault	
5	UVLO_FLAG	RO	UVLO Fault Flag <b>0: Normal</b> 1: UVLO Fault	
4	OTP_FLAG	RO	OTP Fault Flag <b>0: Normal</b> 1: OTP Fault	
3	SSD_FLAG	RO	SSD Fault Flag <b>0: Normal</b> 1: SSD Fault	
2	AVDDSCP_FLAG	RO	AVDD SCP Fault Flag <b>0: Normal</b> 1: AVDD SCP Fault	
1	ELVDDSCP_FLAG	RO	ELVDD SCP Fault Flag <b>0: Normal</b> 1: ELVDD SCP Fault	
0	ELVSSSCP_FLAG	RO	ELVSS SCP Fault Flag <b>0: Normal</b> 1: ELVSS SCP Fault	

## PCB LAYOUT CONSIDERATION

It is recommended to follow the below PCB layout guidelines:

- 1) A common ground plane between AGND and PGND to minimize ground shifts is recommended.
- 2) Put inductors as close as possible to the device, creating forbidden area under inductors for each PCB layer. Traces of switching nodes (LX1, LX2 and LX3) should be short and wide.
- 3) Place input capacitors on PVIN and output capacitors on outputs as close as possible to the device.
- 4) If vias are used for power paths, multiple vias are necessary to obtain lower equivalent resistance on power paths and facilitate heat dissipation.






Figure 36 AWP37579A PCB Layout example

## TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

DIMENSIONS AND PIN1 ORIENTATION



D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
179.00	9.00	2.25	2.25	0.70	2.00	4.00	4.00	8.00	Q1

All dimensions are nominal


PACKAGE DESCRIPTION



LAND PATTERN DATA



NON-SOLDER MASK DEFINED



SOLDER MASK DEFINED

Unit: mm

**REVISION HISTORY**

Version	Date	Change Record
V1.0	Jan. 2026	Officially released

Awinic Confidential

## DISCLAIMER

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.