



钜地半导体  
Tudi Semiconductor

## Product Specification

TUDI-CAT9555

O Port with Interrupt

网址 [www.sztdbdt.com](http://www.sztdbdt.com) Q

用芯智造 · 卓越品质

**semiconductor device  
manufacturer**

- Design
- research and development
- production
- and sales




## Features

- 400 kHz I2C Bus Compatible
- 2.3 V to 5.5 V Operation
- Low Stand-by Current
- 5 V Tolerant I/Os
- 16 I/O Pins that Default to Inputs at Power-up
- High Drive Capability
- Individual I/O Configuration
- Polarity Inversion Register
- Active Low Interrupt Output
- Internal Power-on Reset
- No Glitch on Power-up
- Noise Filter on SDA/SCL Inputs
- Cascadable up to 8 Devices
- Industrial Temperature Range
- 24-lead SOIC and TSSOP, and 24-pad TQFN (4 x 4 mm)

### Packages

- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



CAT9555

## Applications

- White Goods (dishwashers, washing machines)
- Handheld Devices (cell phones, PDAs, digital cameras)
- Data Communications (routers, hubs and servers)



## Description


The CAT9555 is a CMOS device that provides 16-bit parallel input/output port expansion for I<sup>2</sup>C and SMBus compatible applications. These I/O expanders provide a simple solution in applications where additional I/Os are needed: sensors, power switches, LEDs, pushbuttons, and fans.

The CAT9555 consists of two 8-bit Configuration ports (input or output), Input, Output and Polarity inversion registers, and an I<sup>2</sup>C/SMBus/compatible serial interface.

Any of the sixteen I/Os can be configured as an input or output by writing to the configuration register.

The system master can invert the CAT9555 input data by writing to the active-high polarity inversion register. The CAT9555 features an active low interrupt output which indicates to the system master that an input state has changed.

The three address input pins provide the device's extended addressing capability and allow up to eight devices to share the same bus. The fixed part of the I<sup>2</sup>C slave address is the same as the CAT9554, allowing up to eight of these devices in any combination to be connected on the same bus.



Note: All I/Os are set to inputs at RESET.

Figure 2. Block Diagram



Table 1. PIN DESCRIPTION

| SOIC / TSSOP | TQFN  | Pin Name                                | Function                      |
|--------------|-------|-----------------------------------------|-------------------------------|
| 1            | 22    | INT                                     | Interrupt Output (open drain) |
| 2            | 23    | A1                                      | Address Input 1               |
| 3            | 24    | A2                                      | Address Input 2               |
| 4–11         | 1–8   | I/O <sub>0.0</sub> – I/O <sub>0.7</sub> | I/O Port 0.0 to I/O Port 0.7  |
| 12           | 9     | V <sub>SS</sub>                         | Ground                        |
| 13–20        | 10–17 | I/O <sub>1.0</sub> – I/O <sub>1.7</sub> | I/O Port 1.0 to I/O Port 1.7  |
| 21           | 18    | A0                                      | Address Input 0               |
| 22           | 19    | SCL                                     | Serial Clock                  |
| 23           | 20    | SDA                                     | Serial Data                   |
| 24           | 21    | V <sub>CC</sub>                         | Power Supply                  |

Table 2. ABSOLUTE MAXIMUM RATINGS

| Parameters                                                                                        | Ratings      | Units |
|---------------------------------------------------------------------------------------------------|--------------|-------|
| V <sub>CC</sub> with Respect to Ground                                                            | –0.5 to +6.5 | V     |
| Voltage on Any Pin with Respect to Ground                                                         | –0.5 to +5.5 | V     |
| DC Current on I/O <sub>1.0</sub> to I/O <sub>1.7</sub> , I/O <sub>0.0</sub> to I/O <sub>0.7</sub> | ±50          | mA    |
| DC Input Current                                                                                  | ±20          | mA    |
| V <sub>CC</sub> Supply Current                                                                    | 160          | mA    |
| V <sub>SS</sub> Supply Current                                                                    | 200          | mA    |
| Package Power Dissipation Capability (T <sub>A</sub> = 25°C)                                      | 1.0          | W     |
| Junction Temperature                                                                              | +150         | °C    |
| Storage Temperature                                                                               | –65 to +150  | °C    |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. RELIABILITY CHARACTERISTICS

| Symbol                    | Parameter          | Reference Test Method  | Min  | Units |
|---------------------------|--------------------|------------------------|------|-------|
| V <sub>ZAP</sub> (Note 1) | ESD Susceptibility | JEDEC Standard JESD 22 | 2000 | V     |
| I <sub>LTH</sub> (Note 1) | Latch-up           | JEDEC JESD78A          | 100  | mA    |

1. This parameter is tested initially and after a design or process change that affects the parameter.



**Table 4. D.C. OPERATING CHARACTERISTICS** ( $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ , unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------|-----------|------------|-----|-----|-----|------|
|--------|-----------|------------|-----|-----|-----|------|

**SUPPLIES**

|            |                        |                                                                                                             |     |      |      |               |
|------------|------------------------|-------------------------------------------------------------------------------------------------------------|-----|------|------|---------------|
| $V_{CC}$   | Supply voltage         |                                                                                                             | 2.3 | –    | 5.5  | V             |
| $I_{CC}$   | Supply current         | Operating mode; $V_{CC} = 5.5 \text{ V}$ ; no load; $f_{SCL} = 100 \text{ kHz}$                             | –   | 135  | 200  | $\mu\text{A}$ |
| $I_{stbl}$ | Standby current        | Standby mode; $V_{CC} = 5.5 \text{ V}$ ; no load; $V_I = V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$ ; I/O = inputs | –   | 1.1  | 1.5  | mA            |
| $I_{stbh}$ | Standby current        | Standby mode; $V_{CC} = 5.5 \text{ V}$ ; no load; $V_I = V_{CC}$ ; $f_{SCL} = 0 \text{ kHz}$ ; I/O = inputs | –   | 0.75 | 1    | $\mu\text{A}$ |
| $V_{POR}$  | Power-on reset voltage | No load; $V_I = V_{CC}$ or $V_{SS}$                                                                         | –   | 1.5  | 1.65 | V             |

**SCL, SDA, INT**

|                   |                          |                          |                     |   |                     |               |
|-------------------|--------------------------|--------------------------|---------------------|---|---------------------|---------------|
| $V_{IL}$ (Note 2) | Low level input voltage  |                          | –0.5                | – | $0.3 \times V_{CC}$ | V             |
| $V_{IH}$ (Note 2) | High level input voltage |                          | $0.7 \times V_{CC}$ | – | 5.5                 | V             |
| $I_{OL}$          | Low level output current | $V_{OL} = 0.4 \text{ V}$ | 3                   | – | –                   | mA            |
| $I_L$             | Leakage current          | $V_I = V_{CC} = V_{SS}$  | –1                  | – | +1                  | $\mu\text{A}$ |
| $C_I$ (Note 3)    | Input capacitance        | $V_I = V_{SS}$           | –                   | – | 6                   | pF            |
| $C_O$ (Note 3)    | Output capacitance       | $V_O = V_{SS}$           | –                   | – | 8                   | pF            |

**A0, A1, A2**

|                   |                          |  |                     |   |                     |               |
|-------------------|--------------------------|--|---------------------|---|---------------------|---------------|
| $V_{IL}$ (Note 2) | Low level input voltage  |  | –0.5                | – | $0.3 \times V_{CC}$ | V             |
| $V_{IH}$ (Note 2) | High level input voltage |  | $0.7 \times V_{CC}$ | – | 5.5                 | V             |
| $I_{LI}$          | Input leakage current    |  | –1                  | – | 1                   | $\mu\text{A}$ |

**I/Os**

|                |                           |                                                                                |                     |          |                     |               |
|----------------|---------------------------|--------------------------------------------------------------------------------|---------------------|----------|---------------------|---------------|
| $V_{IL}$       | Low level input voltage   |                                                                                | –0.5                | –        | $0.3 \times V_{CC}$ | V             |
| $V_{IH}$       | High level input voltage  |                                                                                | $0.7 \times V_{CC}$ | –        | 5.5                 | V             |
| $I_{OL}$       | Low level output current  | $V_{OL} = 0.5 \text{ V}$ ; $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$ (Note 4) | 8                   | 8 to 20  | –                   | mA            |
|                |                           | $V_{OL} = 0.7 \text{ V}$ ; $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$ (Note 4) | 10                  | 10 to 24 | –                   |               |
| $V_{OH}$       | High level output voltage | $I_{OH} = -8 \text{ mA}$ ; $V_{CC} = 2.3 \text{ V}$ (Note 5)                   | 1.8                 | –        | –                   | V             |
|                |                           | $I_{OH} = -10 \text{ mA}$ ; $V_{CC} = 2.3 \text{ V}$ (Note 5)                  | 1.7                 | –        | –                   |               |
|                |                           | $I_{OH} = -8 \text{ mA}$ ; $V_{CC} = 3.0 \text{ V}$ (Note 5)                   | 2.6                 | –        | –                   |               |
|                |                           | $I_{OH} = -10 \text{ mA}$ ; $V_{CC} = 3.0 \text{ V}$ (Note 5)                  | 2.5                 | –        | –                   |               |
|                |                           | $I_{OH} = -8 \text{ mA}$ ; $V_{CC} = 4.75 \text{ V}$ (Note 5)                  | 4.1                 | –        | –                   |               |
|                |                           | $I_{OH} = -10 \text{ mA}$ ; $V_{CC} = 4.75 \text{ V}$ (Note 5)                 | 4.0                 | –        | –                   |               |
| $I_{IH}$       | Input leakage current     | $V_{CC} = 3.6 \text{ V}$ ; $V_I = V_{CC}$                                      | –                   | –        | 1                   | $\mu\text{A}$ |
| $I_{IL}$       | Input leakage current     | $V_{CC} = 5.5 \text{ V}$ ; $V_I = V_{SS}$                                      | –                   | –        | –100                | $\mu\text{A}$ |
| $C_I$ (Note 3) | Input capacitance         |                                                                                | –                   | –        | 5                   | pF            |
| $C_O$ (Note 3) | Output capacitance        |                                                                                | –                   | –        | 8                   | pF            |

2.  $V_{IL}$  min and  $V_{IH}$  max are reference values only and are not tested.

3. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.

4. Each I/Os must be externally limited to a maximum of 25 mA and each octal ( $I/O_{0,0}$  to  $I/O_{0,7}$  and  $I/O_{1,0}$  to  $I/O_{1,7}$ ) must be limited to a maximum current of 100 mA for a device total of 200 mA.

5. The total current sourced by all I/Os must be limited to 160 mA.



**Table 5. A.C. CHARACTERISTICS** ( $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$ ,  $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ , unless otherwise specified) (Note 6)

| Symbol             | Parameter                                  | Standard I <sup>2</sup> C |      | Fast I <sup>2</sup> C |     | Units         |
|--------------------|--------------------------------------------|---------------------------|------|-----------------------|-----|---------------|
|                    |                                            | Min                       | Max  | Min                   | Max |               |
| $F_{SCL}$          | Clock Frequency                            |                           | 100  |                       | 400 | kHz           |
| $t_{HD:STA}$       | START Condition Hold Time                  | 4                         |      | 0.6                   |     | $\mu\text{s}$ |
| $t_{LOW}$          | Low Period of SCL Clock                    | 4.7                       |      | 1.3                   |     | $\mu\text{s}$ |
| $t_{HIGH}$         | High Period of SCL Clock                   | 4                         |      | 0.6                   |     | $\mu\text{s}$ |
| $t_{SU:STA}$       | START Condition Setup Time                 | 4.7                       |      | 0.6                   |     | $\mu\text{s}$ |
| $t_{HD:DAT}$       | Data In Hold Time                          | 0                         |      | 0                     |     | $\mu\text{s}$ |
| $t_{SU:DAT}$       | Data In Setup Time                         | 250                       |      | 100                   |     | ns            |
| $t_R$ (Note 7)     | SDA and SCL Rise Time                      |                           | 1000 |                       | 300 | ns            |
| $t_F$ (Note 7)     | SDA and SCL Fall Time                      |                           | 300  |                       | 300 | ns            |
| $t_{SU:STO}$       | STOP Condition Setup Time                  | 4                         |      | 0.6                   |     | $\mu\text{s}$ |
| $t_{BUF}$ (Note 7) | Bus Free Time Between STOP and START       | 4.7                       |      | 1.3                   |     | $\mu\text{s}$ |
| $t_{AA}$           | SCL Low to Data Out Valid                  |                           | 3.5  |                       | 0.9 | $\mu\text{s}$ |
| $t_{DH}$           | Data Out Hold Time                         | 100                       |      | 50                    |     | ns            |
| $T_i$ (Note 7)     | Noise Pulse Filtered at SCL and SDA Inputs |                           | 100  |                       | 100 | ns            |

#### PORT TIMING

|          |                       |  |     |               |
|----------|-----------------------|--|-----|---------------|
| $t_{PV}$ | Output Data Valid     |  | 200 | ns            |
| $t_{PS}$ | Input Data Setup Time |  | 100 | ns            |
| $t_{PH}$ | Input Data Hold Time  |  | 1   | $\mu\text{s}$ |

#### INTERRUPT TIMING


|          |                 |  |   |               |
|----------|-----------------|--|---|---------------|
| $t_{IV}$ | Interrupt Valid |  | 4 | $\mu\text{s}$ |
| $t_{IR}$ | Interrupt Reset |  | 4 | $\mu\text{s}$ |

6. Test conditions according to "AC Test Conditions" table.

7. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.

**Table 6. A.C. TEST CONDITIONS**

|                               |                                                                         |
|-------------------------------|-------------------------------------------------------------------------|
| Input Rise and Fall time      | $\leq 10 \text{ ns}$                                                    |
| CMOS Input Voltages           | $0.2 V_{CC} \text{ to } 0.8 V_{CC}$                                     |
| CMOS Input Reference Voltages | $0.3 V_{CC} \text{ to } 0.7 V_{CC}$                                     |
| Output Reference Voltages     | $0.5 V_{CC}$                                                            |
| Output Load: SDA, INT         | Current Source: $I_{OL} = 3 \text{ mA}$ ; $C_L = 100 \text{ pF}$        |
| Output Load: I/Os             | Current Source: $I_{OL}/I_{OH} = 10 \text{ mA}$ ; $C_L = 50 \text{ pF}$ |



**Figure 3. I<sup>2</sup>C Serial Interface Timing**



### $\overline{\text{INT}}$ : Interrupt Output

The open-drain interrupt output is activated when one of the port pins configured as an input changes state (differs from the corresponding input port register bit state). The interrupt is deactivated when the input returns to its previous state or the input port register is read.

Since there are two 8-bit ports that are read independently, the interrupt caused by Port 0 will not be cleared by a read of Port 1, or vice versa.

Changing an I/O from an output to an input may cause a false interrupt if the state of the pin does not match the contents of the input port register.




Figure 6. Simplified Schematic of I/Os



## FUNCTIONAL DESCRIPTION

The CAT9555 general purpose input/output (GPIO) peripheral provides up to sixteen I/O ports, controlled through an I<sup>2</sup>C compatible serial interface.

The CAT9555 supports the I<sup>2</sup>C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT9555 operates as a Slave device. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

### I<sup>2</sup>C Bus Protocol

The features of the I<sup>2</sup>C bus protocol are defined as follows:

1. Data transfer may be initiated only when the bus is not busy.
2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition (Figure 7).




Figure 7. START/STOP Condition




Figure 8. CAT9555 Slave Address

### Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The SDA line remains stable LOW during the HIGH period of the acknowledge related clock pulse (Figure 9).

The CAT9555 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each data byte.

### START and STOP Conditions

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT9555 monitors the SDA and SCL lines and will not respond until this condition is met.

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

### Device Addressing

After the bus Master sends a START condition, a slave address byte is required to enable the CAT9555 for a read or write operation. The four most significant bits of the slave address are fixed as binary 0100 (Figure 8). The CAT9555 uses the next three bits as address bits.

The address bits A2, A1 and A0 are used to select which device is accessed from maximum eight devices on the same bus. These bits must compare to their hardwired input pins. The 8th bit following the 7-bit slave address is the R/W bit that specifies whether a read or write operation is to be performed. When this bit is set to "1", a read operation is initiated, and when set to "0", a write operation is selected.

Following the START condition and the slave address byte, the CAT9555 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT9555 then performs a read or a write operation depending on the state of the R/W bit.

When the CAT9555 begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT9555 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. The master must then issue a stop condition to return the CAT9555 to the standby power mode and place the device in a known state.



## Registers and Bus Transactions

The CAT9555 internal registers and their address and function are shown in Table 7.

The command byte is the first byte to follow the device address byte during a write/read bus transaction. The register command byte acts as a pointer to determine which register will be written or read.

The input port register is a read only port. It reflects the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored.

**Table 7. REGISTER COMMAND BYTE**

| Command (hex) | Register                  |
|---------------|---------------------------|
| 0h            | Input Port 0              |
| 1h            | Input Port 1              |
| 2h            | Output Port 0             |
| 3h            | Output Port 1             |
| 4h            | Polarity Inversion Port 0 |
| 5h            | Polarity Inversion Port 1 |
| 6h            | Configuration Port 0      |
| 7h            | Configuration Port 1      |

**Table 8. REGISTERS 0 AND 1 – INPUT PORT REGISTERS**

| bit     | I <sub>0.7</sub> | I <sub>0.6</sub> | I <sub>0.5</sub> | I <sub>0.4</sub> | I <sub>0.3</sub> | I <sub>0.2</sub> | I <sub>0.1</sub> | I <sub>0.0</sub> |
|---------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| default | X                | X                | X                | X                | X                | X                | X                | X                |
| bit     | I <sub>1.7</sub> | I <sub>1.6</sub> | I <sub>1.5</sub> | I <sub>1.4</sub> | I <sub>1.3</sub> | I <sub>1.2</sub> | I <sub>1.1</sub> | I <sub>1.0</sub> |
| default | X                | X                | X                | X                | X                | X                | X                | X                |

**Table 9. REGISTERS 2 AND 3 – OUTPUT PORT REGISTERS**


| bit     | O <sub>0.7</sub> | O <sub>0.6</sub> | O <sub>0.5</sub> | O <sub>0.4</sub> | O <sub>0.3</sub> | O <sub>0.2</sub> | O <sub>0.1</sub> | O <sub>0.0</sub> |
|---------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| default | 1                | 1                | 1                | 1                | 1                | 1                | 1                | 1                |
| bit     | O <sub>1.7</sub> | O <sub>1.6</sub> | O <sub>1.5</sub> | O <sub>1.4</sub> | O <sub>1.3</sub> | O <sub>1.2</sub> | O <sub>1.1</sub> | O <sub>1.0</sub> |
| default | 1                | 1                | 1                | 1                | 1                | 1                | 1                | 1                |

**Table 10. REGISTERS 4 AND 5 – POLARITY INVERSION REGISTERS**

| bit     | N <sub>0.7</sub> | N <sub>0.6</sub> | N <sub>0.5</sub> | N <sub>0.4</sub> | N <sub>0.3</sub> | N <sub>0.2</sub> | N <sub>0.1</sub> | N <sub>0.0</sub> |
|---------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| default | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                |
| bit     | N <sub>1.7</sub> | N <sub>1.6</sub> | N <sub>1.5</sub> | N <sub>1.4</sub> | N <sub>1.3</sub> | N <sub>1.2</sub> | N <sub>1.1</sub> | N <sub>1.0</sub> |
| default | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                |

**Table 11. REGISTERS 6 AND 7 – CONFIGURATION REGISTERS**

| bit     | C <sub>0.7</sub> | C <sub>0.6</sub> | C <sub>0.5</sub> | C <sub>0.4</sub> | C <sub>0.3</sub> | C <sub>0.2</sub> | C <sub>0.1</sub> | C <sub>0.0</sub> |
|---------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| default | 1                | 1                | 1                | 1                | 1                | 1                | 1                | 1                |
| bit     | C <sub>1.7</sub> | C <sub>1.6</sub> | C <sub>1.5</sub> | C <sub>1.4</sub> | C <sub>1.3</sub> | C <sub>1.2</sub> | C <sub>1.1</sub> | C <sub>1.0</sub> |
| default | 1                | 1                | 1                | 1                | 1                | 1                | 1                | 1                |



**Figure 9. Acknowledge Timing**



## Registers and Bus Transactions

The CAT9555 internal registers and their address and function are shown in Table 7.

The command byte is the first byte to follow the device address byte during a write/read bus transaction. The register command byte acts as a pointer to determine which register will be written or read.

The input port register is a read only port. It reflects the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored.

**Table 7. REGISTER COMMAND BYTE**

| Command (hex) | Register                  |
|---------------|---------------------------|
| 0h            | Input Port 0              |
| 1h            | Input Port 1              |
| 2h            | Output Port 0             |
| 3h            | Output Port 1             |
| 4h            | Polarity Inversion Port 0 |
| 5h            | Polarity Inversion Port 1 |
| 6h            | Configuration Port 0      |
| 7h            | Configuration Port 1      |

**Table 8. REGISTERS 0 AND 1 – INPUT PORT REGISTERS**

| bit     | I <sub>0.7</sub> | I <sub>0.6</sub> | I <sub>0.5</sub> | I <sub>0.4</sub> | I <sub>0.3</sub> | I <sub>0.2</sub> | I <sub>0.1</sub> | I <sub>0.0</sub> |
|---------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| default | X                | X                | X                | X                | X                | X                | X                | X                |
| bit     | I <sub>1.7</sub> | I <sub>1.6</sub> | I <sub>1.5</sub> | I <sub>1.4</sub> | I <sub>1.3</sub> | I <sub>1.2</sub> | I <sub>1.1</sub> | I <sub>1.0</sub> |
| default | X                | X                | X                | X                | X                | X                | X                | X                |

**Table 9. REGISTERS 2 AND 3 – OUTPUT PORT REGISTERS**


| bit     | O <sub>0.7</sub> | O <sub>0.6</sub> | O <sub>0.5</sub> | O <sub>0.4</sub> | O <sub>0.3</sub> | O <sub>0.2</sub> | O <sub>0.1</sub> | O <sub>0.0</sub> |
|---------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| default | 1                | 1                | 1                | 1                | 1                | 1                | 1                | 1                |
| bit     | O <sub>1.7</sub> | O <sub>1.6</sub> | O <sub>1.5</sub> | O <sub>1.4</sub> | O <sub>1.3</sub> | O <sub>1.2</sub> | O <sub>1.1</sub> | O <sub>1.0</sub> |
| default | 1                | 1                | 1                | 1                | 1                | 1                | 1                | 1                |

**Table 10. REGISTERS 4 AND 5 – POLARITY INVERSION REGISTERS**

| bit     | N <sub>0.7</sub> | N <sub>0.6</sub> | N <sub>0.5</sub> | N <sub>0.4</sub> | N <sub>0.3</sub> | N <sub>0.2</sub> | N <sub>0.1</sub> | N <sub>0.0</sub> |
|---------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| default | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                |
| bit     | N <sub>1.7</sub> | N <sub>1.6</sub> | N <sub>1.5</sub> | N <sub>1.4</sub> | N <sub>1.3</sub> | N <sub>1.2</sub> | N <sub>1.1</sub> | N <sub>1.0</sub> |
| default | 0                | 0                | 0                | 0                | 0                | 0                | 0                | 0                |

**Table 11. REGISTERS 6 AND 7 – CONFIGURATION REGISTERS**

| bit     | C <sub>0.7</sub> | C <sub>0.6</sub> | C <sub>0.5</sub> | C <sub>0.4</sub> | C <sub>0.3</sub> | C <sub>0.2</sub> | C <sub>0.1</sub> | C <sub>0.0</sub> |
|---------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| default | 1                | 1                | 1                | 1                | 1                | 1                | 1                | 1                |
| bit     | C <sub>1.7</sub> | C <sub>1.6</sub> | C <sub>1.5</sub> | C <sub>1.4</sub> | C <sub>1.3</sub> | C <sub>1.2</sub> | C <sub>1.1</sub> | C <sub>1.0</sub> |
| default | 1                | 1                | 1                | 1                | 1                | 1                | 1                | 1                |



**Figure 9. Acknowledge Timing**



The output port register sets the outgoing logic levels of the I/O ports, defined as outputs by the configuration register. Bit values in this register have no effect on I/O pins defined as inputs. Reads from the output port register reflect the value that is in the flip-flop controlling the output, not the actual I/O pin value.

The polarity inversion register allows the user to invert the polarity of the input port register data. If a bit in this register is set ("1") the corresponding input port data is inverted. If a bit in the polarity inversion register is cleared ("0"), the original input port polarity is retained.

The configuration register sets the directions of the ports. Set the bit in the configuration register to enable the corresponding port pin as an input with a high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At power-up, the I/Os are configured as inputs with a weak pull-up resistor to  $V_{CC}$ .

### Writing to the Port Registers

Data is transmitted to the CAT9555 registers using the write mode shown in Figure 10 and Figure 11.

The CAT9555 registers are configured to operate at four register pairs: Input Ports, Output Ports, Polarity Inversion Ports and Configuration Ports. After sending data to one register, the next data byte will be sent to the other register in the pair. For example, if the first byte of data is sent to the Configuration Port 1 (register 7), the next byte will be stored in the Configuration Port 0 (register 6). Each 8-bit register may be updated independently of the other registers.

### Reading the Port Registers

The CAT9555 registers are read according to the timing diagrams shown in Figure 12 and Figure 13. Data from the register, defined by the command byte, will be sent serially on the SDA line. Data is clocked into the register on the falling edge of the acknowledge clock pulse. After the first byte is read, additional data bytes may be read, but the second read will reflect the data from the other register in the pair. For example, if the first read is data from Input Port 0, the next read data will be from Input Port 1. The transfer is stopped when the master will not acknowledge the data byte received and issue the STOP condition.




Figure 10. Write to Output Port Register




Figure 11. Write to Configuration Register



## Power-On Reset Operation

When the power supply is applied to  $V_{CC}$  pin, an internal power-on reset pulse holds the CAT9555 in a reset state until  $V_{CC}$  reaches  $V_{POR}$  level. At this point, the reset condition is released and the internal state machine and the CAT9555 registers are initialized to their default state.




Figure 12. Read from Register




Figure 13. Read Input Port Register







## Order information

| Order Number      | Package | Package Quantity | Marking<br>On The park |
|-------------------|---------|------------------|------------------------|
| CAT9555YI-T2-TUDI | TSSOP24 | Tape,Reel,2500   | CAT9555YI-T2           |



## Package TSSOP24



| UNIT | A <sub>max</sub> | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | bp           | c          | D( 1)      | E( 2)      | e    | He         | L | Lp           | Q          | V   | w    | y   | z(1)       | θ        |
|------|------------------|----------------|----------------|----------------|--------------|------------|------------|------------|------|------------|---|--------------|------------|-----|------|-----|------------|----------|
| mm   | 1.1              | 0.15<br>0.05   | 0.95<br>0.80   | 0.25           | 0.30<br>0.19 | 0.2<br>0.1 | 7.9<br>7.7 | 4.5<br>4.3 | 0.65 | 6.6<br>6.2 | 1 | 0.75<br>0.50 | 0.4<br>0.3 | 0.2 | 0.13 | 0.1 | 0.5<br>0.2 | 8°<br>0° |



## Important statement:

- TUDI Semiconductor reserves the right to modify the product manual without prior notice! Before placing an order, customers need to confirm whether the obtained information is the latest version and verify the completeness of the relevant information.
- Any semi-guide product is subject to failure or malfunction under specified conditions. It is the buyer's responsibility to comply with safety standards when using TUDI Semiconductor products for system design and whole machine manufacturing. And take the appropriate safety measures to avoid the potential in the risk of loss of personal injury or loss of property situation!
- TUDI Semiconductor products have not been licensed for life support, military, and aerospace applications, and therefore TUDI Semiconductor is not responsible for any consequences arising from the use of this product in these areas.
- If any or all TUDI Semiconductor products (including technical data, services) described or contained in this document are subject to any applicable local export control laws and regulations, they may not be exported without an export license from the relevant authorities in accordance with such laws.
- The specifications of any and all TUDI Semiconductor products described or contained in this document specify the performance, characteristics, and functionality of said products in their standalone state, but do not guarantee the performance, characteristics, and functionality of said products installed in Customer's products or equipment. In order to verify symptoms and conditions that cannot be evaluated in a standalone device, the Customer should ultimately evaluate and test the device installed in the Customer's product device.
- TUDI Semiconductor documentation is only allowed to be copied without any alteration of the content and with the relevant authorization. TUDI Semiconductor assumes no responsibility or liability for altered documents.
- TUDI Semiconductor is committed to becoming the preferred semiconductor brand for customers, and TUDI Semiconductor will strive to provide customers with better performance and better quality products.