

3-Channel LED Drivers With Auto Charging Indicator

Features

- 3-channel constant current LED drivers
 - 4-level I_{max} selections: 5mA/10mA/15mA/30mA
 - 16-level current setting for each LED, 4096 mixed-color available
 - 256-level exponential PWM dimming
- Automatic breathing light
 - Three independent pattern controllers
 - Individual and sync control selectable
- Support charging indication under low battery voltage condition
 - Directly start up blinking on LED1 via pulling pin CHRG up to high
 - Blink period 2s, max output current 6mA
- LED current accuracy: $\pm 3\%$
- LED matching accuracy: $\pm 3\%$
- Low dropout voltage: 50mV
- 400kHz I²C interface (address: 0x64)
- Shutdown control by pulling down pin SCL
- UVLO and OTP protection
- Single power supply, 2.5V~5.5V
- 1.5mm×1.5mm×0.45mm DFN-8L and WBEMSOP-8L package

Applications

Mobile phones, TWS
E-sports devices
Smart home appliance

General Description


AW2027 is a three-channel constant current LED driver with auto charging indication function. The maximum output current is 4-level selectable (5mA/10mA/15mA/30mA). The driving current of each LED has 16 levels configurable so as to achieve 4096 color mixing. The 256-level exponential PWM creates fine and smooth dimming effect even in low brightness.

AW2027 can provide auto charging indication under the condition of low battery voltage. When the voltage of battery is too low, and the I²C interface halts, the internal pattern controller will be activated by pulling pin CHRG to high, and pin LED1 will output blinking lighting with period of 2s and max 6mA current.

AW2027 contains three independent pattern controllers. Three LEDs can be controlled to work synchronously or individually according to different applications.

AW2027 is available in 1.5mm×1.5mm×0.45mm DFN-8L and WBEMSOP-8L package.

Typical Application Circuit



Charging Status Indication Application

All the trademarks mentioned in the document are the property of their owners.

Pin Configuration And Top Mark




Figure 1 Pin Configuration and Top Marking

Pin Definition

No. (AW2027DNR)	No. (AW2027SPR)	Name	Description
1	1	CHRG	Charge indicator input, active high.
2	5	LED3	LED3 cathode driver, anode connected to VBAT
3	6	LED2	LED2 cathode driver, anode connected to VBAT
4	7	LED1	LED1 cathode driver, anode connected to VBAT
5	8	VBAT	Power supply (2.5V~ 5.5V)
6	4	SCL	Serial clock input for I ² C interface
7	3	SDA	Serial data I/O for I ² C interface
8	2	GND	Ground
9	9	Exposed Pad	Exposed Pad must be soldered to the PCB board and connected to GND.

Functional Block Diagram





Figure 2 Functional Block Diagram

Typical Application Circuits



Charging Status Indication Application

Adapter Plug-in Indication Application

Figure 3 Typical Application Circuits

Ordering Information

Part Number	Temperature	Package	Marking	MSL Level	ROHS	Delivery Form
AW2027DNR	-40°C~85°C	1.5mm×1.5mm×0.45mm DFN-8L	A27	MSL1	ROHS+HF	Tape and Reel 3000 pcs/Reel
AW2027SPR	-40°C~105°C	WBEMSOP-8L	ZXB1	MSL3	ROHS+HF	Tape and Reel 3000 pcs/Reel

Absolute Maximum Ratings (NOTE 1)

PARAMETERS		RANGE
Supply voltage range VBAT		-0.3V to 6.0V
Input voltage range	SCL, SDA	-0.3V to 6.0V
	CHRG	-0.3V to 6.0V
	LED1~LED3	-0.3V to 6.0V
Output voltage range	SDA	-0.3V to 6.0V
Junction-to-ambient thermal resistance θ_{JA}		121.6°C/W
Operating free-air temperature range (AW2027DNR)		-40°C to 85°C
Operating free-air temperature range (AW2027SPR)		-40°C to 105°C
Maximum junction temperature T_{JMAX}		150°C
Storage temperature T_{STG}		-55°C to 125°C
Lead temperature (Soldering 10 seconds)		260°C
ESD(NOTE 2)		
HBM		±2Kv
CDM		±1.5Kv
Latch-up		+IT: 350 mA -IT: -350 mA

NOTE1: Conditions out of those ranges listed in “absolute maximum ratings” may cause permanent damages to the device. Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100Pf capacitor discharged through a 1.5K ω resistor into each pin. AW2027DNR test method: MIL-STD-883J Method 3015.9(HBM), JEDEC EIA/JESD22-C101F(CDM), JEDEC STANDARD NO.78E SEPTEMBER 2016(Latch-up). AW2027SPR test method: ESDA/JEDEC JS-001-2023(HBM), ESDA/JEDEC JS -002-2022(CDM), JESD78F(Latch-up).

Electrical Characteristics

V_{BAT}=3.8V, T_A=25°C for typical values (unless otherwise noted)

Symbol	Description	Test Conditions	Min	Typ.	Max	Unit
Power Supply						
V _{BAT}	Input operation voltage		2.5		5.5	V
I _{SHUTDOWN}	Current in shutdown mode	SCL/SDA =0V (over 130ms)			2	μA
I _{STANDBY}	Current in standby mode	SCL/SDA=1.8V		2	10	μA
I _{ACTIVE}	Quiescent current in active mode	Register CHIPEN=1 all LEDs off		100	150	μA
V _{POR}	Power-on-reset voltage			1.25		V
V _{UVLO}	UVLO threshold	GCR2.UVTH[1:0]=00		2		V
T _{OTP}	Over temperature threshold			140		°C
T _{HYS}	Over temperature hysteresis			20		°C
F _{OSC}	Oscillator frequency		-5%	1.024	+5%	MHz
LED Driver						
I _{ACC}	Current accuracy	I _{LED} =15 mA	-3%		+3%	%
I _{MATCH}	Matching accuracy	I _{LED} =15 mA	-3%		+3%	%
V _{DROP} ^{note3}	Dropout voltage	I _{LED} =15 mA		50	100	mV
F _{PWM}	PWM frequency	LCTR.FREQ=0	-5%	250	+5%	Hz
Digital Logical Interface						
V _{IL} ^{note3}	Logic input low level	SDA, SCL			0.4	V
		CHRG			0.4	
V _{IH} ^{note3}	Logic input high level	SDA, SCL	1.3			V
		CHRG	V _{BAT} -0.2			
I _{IL}	Low level input current	SDA, SCL		5		nA
I _{IH}	High level input current	SDA, SCL		5		nA
V _{OL} ^{note3}	Logic output low level	SDA, I _{OUT} =3 mA			0.4	V

Note3: Minimum and/or maximum limit is guaranteed by design and by statistical analysis of device characterization data. The specification is not guaranteed by production testing.

I²C Interface Timing

Parameter Name		Min	Typ.	Max	Unit
F _{SCL}	Interface clock frequency			400	kHz
T _{DEGLITCH}	Deglitch time		200		ns
			250		ns
T _{HD:STA}	(Repeat-start) Start condition hold time	0.6			μs
T _{LOW}	Low level width of SCL	1.3			μs
T _{HIGH}	High level width of SCL	0.6			μs
T _{SU:STA}	(Repeat-start) Start condition setup time	0.6			μs
T _{HD:DAT}	Data hold time	0			μs
T _{SU:DAT}	Data setup time	0.1			μs
T _R	Rising time of SDA and SCL			0.3	μs
T _F	Falling time of SDA and SCL			0.3	μs
T _{SU:STO}	Stop condition setup time	0.6			μs
T _{BUF}	Time between start and stop condition	1.3			μs




Figure 4 Timing of I²C Interface Signals

Functional Description

Power On Reset

When the supply voltage on pin VBAT drops below the predefined voltage V_{POR} (1.25V), the device enters shutdown mode, and generates a reset signal to perform a power-on reset operation, which will reset all control circuits and configuration registers.

The status bit STATUS.PUIS (register: 0x02 bit4) will be set to 1 when power-on reset operation occurs, which will be cleared by a read operation of STATUS register. Usually the STATUS.PUIS bit can be used to check whether an unexpected power-on event has taken place.

Power On Timing

To ensure that the internal configuration parameters are correctly loaded during each power-on process of AW2027, the power design of AW2027 needs to follow the following power-on timing limit:

The supply voltage from 0V to VBAT requires less than 1ms in rise process, and steps are not allowed to appear during the voltage rise process.

As the following timing figure:




Figure 5 AW2027 Power on Timing

Operating Mode

In AW2027, pin SCL provides power down control. There are three work modes available: Shutdown, Standby and Active mode.




Figure 6 AW2027 Operating Modes Transition

Shutdown Mode

AW2027 enters into the shutdown mode when CHRG is inactive and SCL level is pulled low for over 130ms. In shutdown mode, AW2027 will reset all internal circuits and configuration registers, all internal blocks are switched off except the power-on-reset circuit and the SCL level detect circuit, and the current consumption is very low ($< 2\mu\text{A}$).

Standby Mode

AW2027 enters into standby mode when SCL level is pulled high from shutdown mode or when pin CHRG is low and GCR1.CHIPEN become 0 in active mode.

In standby mode, only part of internal circuit work. The I²C interface is accessible, but only registers RSTR and GCR1 can be written, the internal OSC keep closed and there is not internal clock. The current consumption is less than 10Ma.

Active Mode

When bit CHIPEN of GCR1 register is set to 1 in standby mode or CHRG is pulled high in shutdown mode, the device enters into active mode.

In active mode, the internal OSC works to provide clock signal. User can configure the device to produce the specified breath lighting effects in pattern mode or turn any LED on or off directly.

Software Reset

Writing 0x55 to register RSTR (register: 0x00) via I²C interface will reset the device, including all functional circuits and configuration registers.

Under Voltage Lock Out (UVLO)

The voltage on pin VBAT is monitored internally by the AW2027. When voltage of VBAT drops below predefined threshold by bit GCR2.UVTH (2.0V typically), the UVLOIS flag bit in STATUS register is set to "1". After a read, the flag register can be cleared.

When UVLO condition is met, the bit CHIPEN in register GCR1 will be cleared, and the device return to standby state. If VBAT rises above the threshold and GCR1.CHIPEN bit is set to "1", the device will enter into active mode again.

If the UVDIS bit in register GCR2 is set to "1", the internal UVLO monitor is disabled. The default value of the UVDIS bit is "0".

If the DUVP bit in register GCR2 is set to "1", the UVLO protection function is closed, the device keeps working even though UVLO state is detected. The default value of the DUVP bit is "0".

Over Temperature Protection

When the device reaches 140°C, the over-temperature protection be activated, and the OTPIS flag bit in register STATUS is set to "1", and after a read, the flag register can be cleared.

When OTP condition is met, the bit CHIPEN in register GCR1 will be cleared, and the device will be forced to standby state. Once the temperature of the device drops below 120°C, and GCR1.CHIPEN bit is set to "1", the device will enter into active mode again.

If the OTDIS bit in register GCR2 is set to "1", the OTP function is disabled. The default value of the OTDIS bit is "0".

If the DOTP bit in register GCR2 is set to "1", the OTP protection function is closed, the device keeps working

even though over-temperature condition is detected. The default value of the DOTP bit is "0".

I²C Interface

The AW2027 supports the I²C serial bus and data transmission protocol in fast mode at 400kHz, and operates as a slave on the I²C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of 1k~10K Ω and the typical value is 4.7K Ω . Different I²C interface voltage of 1.8V~3.3V are all supported.

Device Address

The I²C device address (7-bit) of AW2027 is 0x64, followed by the R/W bit (Read=1/Write=0).

Data Validation

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.




Figure 7 Data Validation Diagram

I²C Start/Stop

I²C start: SDA changes from high level to low level when SCL is high level.

I²C stop: SDA changes from low level to high level when SCL is high level.




Figure 8 I²C Start/Stop Condition Timing

ACK (Acknowledgement)

ACK means the successful transfer of I²C bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8bit data, releases the SDA and waits for ACK from master. If ACK is sent and I²C stop is not sent by master, slave device sends the next data. If ACK is not sent by master, slave device stops to send data and waits for I²C stop.




Figure 9 I²C ACK Timing

Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

- Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8-bit).
- Slave sends acknowledge signal.
- Master sends data byte to be written to the addressed register.
- Slave sends acknowledge signal.
- If master will send further data bytes the control register address will be incremented by one after acknowledge signal (repeat step f, g).
- Master generates STOP condition to indicate write cycle end.




Figure 10 I²C Write Byte Cycle

Read Cycle

In a read cycle, the following steps should be followed:

- Master device generates START condition.
- Master device sends slave address (7-bit) and the data direction bit (R/W = 1).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8-bit).
- Slave sends acknowledge signal.

- f) Master generates STOP condition followed with START condition or REPEAT START condition.
- g) Master device sends slave address (7-bit) and the data direction bit (R/W = 1).
- h) Slave device sends acknowledge signal if the slave address is correct.
- i) Slave sends data byte from addressed register.
- j) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register.
- k) If the master device generates STOP condition, the read cycle is ended.




Figure 11 I²C Read Byte Cycle

LED Driver

AW2027 has 3 LEDs drivers to drive one RGB LED or three single-color LEDs. Each LED is driven by constant current source with duty cycle controlled by PWM. Both current and PWM level can be configured via I²C interface.

LED Current

Globally, the maximum output current for three LEDs is 4-level selectable among 5 mA, 10 mA, 15 mA and 30 mA via register GCR2.IMAX (address 0x04). In general, GCR2.IMAX is used to set the max brightness of LED output.

For each LED, there is 16 current levels configurable via 4-bit register groups LCFGx.CUR (x=1~3). So totally 4096 (16x16x16) kinds of color can be generated by setting different R/G/B current combination.

PWM Dimming Control

The LED output current source is gated by exponent 256-level PWM signal to create better dimming effect. The registers PWMx (address 0x34, 0x35, 0x36) define 8-bit PWM level for each LED.

When register PWMx being modified or working in PATTERN mode, the smooth transition effect is available by continuously adjusting PWM duty. The slope of ramp up/down, are separately set via configuring the bit4~bit7 in pattern registers LEDxT0/1 (x=1~3).

The ramping curve can be configured to be linear and exponential by setting bit3 (EXP) in register LCTR (address 0x30).

LED Control

All LEDs in AW2027 can be independently turned on or off via setting bit Lex (x=1~3) of register LCTR.

- LCTR.Lex=0, LEDx is switched off.
- LCTR.Lex=1, LEDx is switched on.

Pattern Mode

When register bit LCFGx.MD (address 0x31, 0x32, 0x33, x=1~3) is set to "1", the corresponding LEDx operates in pattern mode.

In this mode, the LEDx is controlled by internal pattern controller to produce breathing lighting effect with user-defined timing parameter. In AW2027, each LED has an independent pattern controller with respective pattern parameter configuration register, and work independently.

The waveform of a breathing pattern is shown in the diagram below. The parameter T0~T4 define 4 key primary time in a complete breathing period. T0 is the delay time before pattern starting, T1~T4 composite a breathing cycle, which denote the rise-time, on-time, fall-time and off- time respectively.




Figure 12 LED Breath Timing in Pattern Mode

The repeat times of pattern is configured by bit0~3 (REPEAT) in register LEDxT2. A pattern can repeat for 1 to 15 times if LEDxT2.REPEAT is not "0000", or loop continuously if LEDxT2.REPEAT is "0000"

After defined times of pattern repeat is finished, the status bit STATUS.LISx (x=1~3, address 0x02) will be set to "1" automatically, which only can be cleared after reading register STATUS via I²C.

In pattern mode, each channel can be configured independently. The breath effect will start once LEDxT2 is written. If user wants to sync the three channel start at the same time, please follow the following steps:

- Set LCTR to 00h.
- Set LCFGx.MD to "0" .
- Configure LEDxT0, LEDxT1, LEDxT2 for parameters T0~T4, repeat time.
- Set LCFGx.MD to "1".
- Set LCTR to 07h.

Manual Control Mode

When control bit LCFGx.MD (address 0x31, 0x32, 0x33 bit4) is set to 0, the corresponding LEDx is work in manual control mode.

In manual control mode, the pattern controller is disable and the LED is directly controlled by setting current/ PWM level register via I²C interface.

Even in manual control mode, smooth dimming is supported. If LCFGx.FO and/or LCFGx.FI (address 0x31, 0x32 0x33, bit6/bit5) is set to 1, automatic fade-out and/or fade-out is enabled. If a new value is set on register PWMx when LCFGx.FO and/or LCFGx.FI is set, the brightness of LED output ramp up/down smoothly, with its transition time defined by parameter T1, T3 sourced from corresponding pattern configuration registers (LEDxT0 and LEDxT1).




Figure 13 Manual Control Mode

Sync Control Mode

In order to simplify configuration and control in the case of all LEDs synchronously dimming, especially in application of RGB LED, the AW2027 can be configured to work on sync control mode.

When LCFG1.SYNC is set to 1, the device works in sync control mode. In this mode, user can control all LEDs to turn on, turn off, or output breathing lighting synchronously by controlling LED1 only.

In sync control mode, the output currents of all LEDs are still defined via register LCFGx.CUR individually, but their PWM levels of LED2, LED3 are both sourced from LED1, the setting of register PWM2, PWM3 are ignored. The control bit LCFG1.MD defines operating mode globally for all LEDs. If LCFG1.MD is 0, manual mode is selected for all LEDs, user can set all LEDs on or off by simply setting register PWM1, and fade-in or fade-out effect are selected by bit LCFG1.FI and LCFG1.FO. If register LCFG1.MD is set 1, all LEDs work in pattern mode, user only need to configured and control the pattern of LED1.

Auto Charging Indication

In application of mobile phone, when battery voltage is too low and the PMU cannot work, the LED driver cannot be controlled by application processor via I²C interface. In this case, extra LED control circuit is necessary to be built in for charging status indication.

AW2027 provides the auto charging indication function for low battery voltage application. When the external USB power is inserts to phone, the pin CHRG is pulled high, AW2027 will enter active state automatically. The predefined blink lighting will output only on pin LED1, the LED2 and LED3 keep off status. The blinking waveform is showed in figure below. The maximum current is 6 mA, blinking period is about 2.08s. Once the CHRG pin goes low, the device comes back to shutdown state again and stops LED1 output.




Figure 14 Blinking Waveform on LED1 for Auto Charging Indication

The auto charging indication function should be closed by configured register GCR1.CHGDIS (address 0x01, bit1) to 1 when the processor is able to configure AW2027 via I²C interface, then the lighting effects will have no relation with the CHRG status.

When special charger IC is used and pin CHRG is recommend to be connected to status pin of charger IC, the pin LED1 of AW2027 can indicate the real battery charging status.




Figure 15 Real Charging Status Indication in Special Charger IC Application

When no charger IC is applied, and battery charging is managed by PMU, no real charging status signal can be adapted, so the LED1 status can only indicate whether the USB power is plugged in or not.




Figure 16 USB Power Insertion Status Indication in PMU-Controlled Charging Application

Register Description

Register List

Addr	Name	W/R	Bit7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00h	RSTR	WR	0	0	0	0	1	0	0	1	
01h	GCR1	WR	-	-	-	-	-	-	CHGDIS	CHIPEN	
02h	STATUS	R	PS3	PS2	PS1	PUIS	UVLOIS	OTPIIS	-	-	
03h	PATST	R	0	0	0	0	0	ST3	ST2	ST1	
04h	GCR2	WR	DUVP	DOTP	UVDIS	OTDIS	UVTH		IMAX		
30h	LCTR	WR	-	-	FREQ	P255	EXP	LE3	LE2	LE1	
31h	LCFG1	WR	SYNC	FO	FI	MD	CUR				
32h	LCFG2	WR	-	FO	FI	MD	CUR				
33h	LCFG3	WR	-	FO	FI	MD	CUR				
34h	PWM1	WR					PWM				
35h	PWM2	WR					PWM				
36h	PWM3	WR					PWM				
37h	LED1T0	WR					T1		T2		
38h	LED1T1	WR					T3		T4		
39h	LED1T2	WR					T0		REPEAT		
3Ah	LED2T0	WR					T1		T2		
3Bh	LED2T1	WR					T3		T4		
3Ch	LED2T2	WR					T0		REPEAT		
3Dh	LED3T0	WR					T1		T2		
3Eh	LED3T1	WR					T3		T4		
3Fh	LED3T2	WR					T0		REPEAT		

Detailed Register Description

RSTR, Chip ID and Software Reset Register

Address: 0x00, R/W, default: 0x09

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Bit	Symbol	Description
7:0	RSTR	Read: Chip ID, 0x09 Write: write 0x55 to RSTR, reset internal logic and register

GCR1, Global Control Register

Address: 0x01, R/W, default: 0x00

7	6	5	4	3	2	1	0
-	-	-	-	-	-	CHGDIS	CHIPEN

Bit	Symbol	Description
7-2	-	Reserved
1	CHGDIS	Disable auto charge indication function 0: Enable auto charge indication (default) 1: Disable auto charge indication
0	CHIPEN	Device operating enable 0: Disable, the device is in standby state (default) 1: Enable, the device enters active state

STATUS, Chip Status Register

Address: 0x02, Read only, Cleared after Read

7	6	5	4	3	2	1	0
PS3	PS2	PS1	PUIS	UVLOIS	OTPIS	-	-

Bit	Symbol	Description
7:5	PSx	LEDx pattern complete indication 0: Pattern is running or not start 1: Pattern completed
4	PUIS	Power up interrupt status 0: No power-up reset has taken place 1: Power-up reset has taken place
3	UVLOIS	UVLO detection status 0: No UVLO detected 1: UVLO detected
2	OTIS	Over-temperature detection status 0: No over-temperature detected 1: Over-temperature detected
1-0	-	Reserved

PATST, Pattern Status Register

Address: 0x03, Read only, default: 0x00

7	6	5	4	3	2	1	0
-	-	-	-	-	ST3	ST2	ST1

Bit	Symbol	Description
7:3	-	Reserved
2	ST3	LED3 pattern status 0: Pattern is not running 1: Pattern is running
1	ST2	LED2 pattern status 0: Pattern is not running 1: Pattern is running
0	ST1	LED1 pattern status 0: Pattern is not running 1: Pattern is running

GCR2, LED Maximum Current Register

Address: 0x04, R/W, default: 0x00

7	6	5	4	3	2	1	0
DUVP	DOTP	UVDIS	OTDIS	UVTH		IMAX	

Bit	Symbol	Description
7	DUVP	Disable UVLO protection function 0: Enable UVLO protection, reset CHIPEN when UVLOIS=1 (default) 1: Disable UVLO protection
6	DOTP	Disable over-temperature-protection function 0: Enable OTP protection, reset CHIPEN when OTPIS=1 (default) 1: Disable OTP protection

5	UVDIS	Disable UVLO detection function 0: Enable UVLO detection (default) 1: Disable UVLO detection
4	OTDIS	Disable over-temperature detection function 0: Enable over-temperature detection (default) 1: Disable over-temperature detection
3:2	UVTH	UVLO detection threshold selection 00: 2.0V (default) 01: 2.1V 10: 2.2V 11: 2.2V
1:0	IMAX	Global max output current select I _{max} 00: I _{max} =15 mA (default) 01: I _{max} =30 mA 10: I _{max} =5 mA 11: I _{max} =10 mA

LCTR, LED Control Register

Address: 0x30, R/W, default: 0x00

7	6	5	4	3	2	1	0
-	-	FREQ	P255	EXP	LE3	LE2	LE1

Bit	Symbol	Description
5	FREQ	PWM carrier frequency selection 0: 250Hz (default) 1: 125Hz
4	-	Reserved
3	EXP	PWM transition mode selection 0: Exponential transition (default) 1: Linear transition
2	LE3	LED3 enable 0: LED3 module stop work and LED3 out disable (default) 1: LED3 output is enabled
2	LE2	LED2 enable 0: LED2 module stop work and LED2 out disable (default) 1: LED2 output is enabled
0	LE1	LED1 enable 0: LED1 module stop work and LED1 out disable (default) 1: LED1 output is enabled

LCFG1, LED1 Mode Configuration Register

LCFG1: Address: 0x31, R/W, default: 0x00

7	6	5	4	3	2	1	0
SYNC	FO	FI	MD	CUR			

Bit	Symbol	Description
7	SYNC	Sync mode enable 0: Independently control mode (default) 1: Sync control mode

6	FO	Fade-out enable control, only active in manual mode 0: PWM fade-out is disable (default) 1: PWM fade-out is enable, the dimming time defined by T3
5	FI	Fade-in enable control, only active in manual mode 0: PWM fade-in is disable (default) 1: PWM fade-in is enable, the dimming time defined by T1
4	MD	LED1 operating mode select. 0: Manual mode (default) 1: Pattern mode
3:0	CUR	LED1 output current setting. LED1 output current $I_o = I_{max} * CUR / 15$ (mA) when PWM1 is 255, default value is 0.

LCFG2, LED2 Mode Configuration Register

LCFG2: Address: 0x32, R/W, default: 0x00

7	6	5	4	3	2	1	0
-	FO	FI	MD	CUR			

Bit	Symbol	Description
6	FO	Fade-out enable control, only active in manual mode 0: PWM fade-out is disable (default) 1: PWM fade-out is enable, the dimming time defined by T3
5	FI	Fade-in enable control, only active in manual mode 0: PWM fade-in is disable (default) 1: PWM fade-in is enable, the dimming time defined by T1
4	MD	LED2 operating mode select. 0: Manual mode (default) 1: Pattern mode
3:0	CUR	LED2 output current setting. LED2 output current $I_o = I_{max} * CUR / 15$ (mA) when PWM2 is 255, default value is 0.

LCFG3, LED3 Mode Configuration Register

LCFG2: Address: 0x33, R/W, default: 0x00

7	6	5	4	3	2	1	0
-	FO	FI	MD	CUR			

Bit	Symbol	Description
6	FO	Fade-out enable control, only active in manual mode 0: PWM fade-out is disable (default) 1: PWM fade-out is enable, the dimming time defined by T3
5	FI	Fade-in enable control, only active in manual mode 0: PWM fade-in is disable (default) 1: PWM fade-in is enable, the dimming time defined by T1
4	MD	LED3 operating mode select. 0: Manual mode (default) 1: Pattern mode
3:0	CUR	LED3 output current setting.

LED3 output current $I_o = I_{max} * CUR / 15$ (mA) when PWM3 is 255, default value is 0.

PWM1/PWM2/PWM3 , PWM Dimming Level Register

PWM1: Address: 0x34, R/W, default:0x00

PWM2: Address: 0x35, R/W, default:0x00

PWM3: Address: 0x36, R/W, default:0x00

7	6	5	4	3	2	1	0
PWM							

Bit	Symbol	Description
7:0	PWM	PWM level for LEDx (x=1~3), default value is 0.

LEDxT0, T1 & T2 Configuration Register

LED1T0: Address: 0x37, R/W, default: 0x00

LED2T0: Address: 0x3A, R/W, default: 0x00

LED3T0: Address: 0x3D, R/W, default: 0x00

7	6	5	4	3	2	1	0
T1				T2			

Bit	Symbol	Description
7:4	T1	T1 (Rise-time) selection
		0000: 0.00s (default) 1000: 2.1s
		0001: 0.13s 1001: 2.6s
		0010: 0.26s 1010: 3.1s
		0011: 0.38s 1011: 4.2s
		0100: 0.51s 1100: 5.2s
		0101: 0.77s 1101: 6.2s
		0110: 1.04s 1110: 7.3s
		0111: 1.6s 1111: 8.3s
3:0	T2	T2 (On-time) selection
		0000: 0.04s (default) 1000: 2.1s
		0001: 0.13s 1001: 2.6s
		0010: 0.26s 1010: 3.1s
		0011: 0.38s 1011: 4.2s
		0100: 0.51s 1100: 5.2s
		0101: 0.77s 1101: 6.2s
		0110: 1.04s 1110: 7.3s
		0111: 1.6s 1111: 8.3s

LEDxT1, T3 & T4 Configuration Register

LED1T1: Address: 0x38, R/W, default: 0x00

LED2T1: Address: 0x3B, R/W, default: 0x00

LED3T1: Address: 0x3E, R/W, default: 0x00

7	6	5	4	3	2	1	0
T3				T4			

Bit	Symbol	Description
7:4	T3	T3 (Fall-time) selection
		0000: 0.00s (default) 1000: 2.1s
		0001: 0.13s 1001: 2.6s
		0010: 0.26s 1010: 3.1s
		0011: 0.38s 1011: 4.2s
		0100: 0.51s 1100: 5.2s
		0101: 0.77s 1101: 6.2s
		0110: 1.04s 1110: 7.3s
		0111: 1.6s 1111: 8.3s
3:0	T4	T4 (Off-time) selection
		0000: 0.04s (default) 1000: 2.1s
		0001: 0.13s 1001: 2.6s
		0010: 0.26s 1010: 3.1s
		0011: 0.38s 1011: 4.2s
		0100: 0.51s 1100: 5.2s
		0101: 0.77s 1101: 6.2s
		0110: 1.04s 1110: 7.3s
		0111: 1.6s 1111: 8.3s

LEDxT2, T0 & Repeat Times Configuration Register

LED1T2: Address: 0x39, R/W, default: 0x00

LED2T2: Address: 0x3C, R/W, default: 0x00

LED3T2: Address: 0x3F, R/W, default: 0x00

7	6	5	4	3	2	1	0
T0				REPEAT			



Bit	Symbol	Description
7:4	T0	T0 (Delay time of pattern startup) selection
		0000: 0.04s (default) 1000: 2.1s
		0001: 0.13s 1001: 2.6s
		0010: 0.26s 1010: 3.1s
		0011: 0.38s 1011: 4.2s
		0100: 0.51s 1100: 5.2s
		0101: 0.77s 1101: 6.2s
		0110: 1.04s 1110: 7.3s
		0111: 1.6s 1111: 8.3s
3:0	REPEAT	Pattern repeat time

0000: Don't stop
0001: Pattern run 1 time
0010: Pattern run 2 times
.....
1111: Pattern run 15 times

Awinic Confidential

Tape And Reel Information

AW2027DNR:





Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

DIMENSIONS AND PIN1 ORIENTATION

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
178.0	9.50	1.70	1.70	0.75	2.00	4.00	4.00	8.00	Q1

All dimensions are nominal

AW2027SPR:



Note: The above picture is for reference only. Please refer to the value in the table below for the actual size





DIMENSIONS AND PIN1 ORIENTATION

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
330.0	12.50	5.25	3.35	1.25	2.00	8.00	4.00	12.00	Q1

All dimensions are nominal


Package Description

AW2027DNR:




Unit: mm

AW2027SPR:




Top View

Side View



Side View

DETAIL





DETAIL


Unit: mm

Land Pattern Data

AW2027DNR:




NON-SOLDER MASK DEFINED




SOLDER MASK DEFINED

Unit: mm

AW2027SPR:




0.05 MAX
All AROUND



NON-SOLDER MASK DEFINED

0.05 MIN
All AROUND



SOLDER MASK DEFINED

Unit: mm

Revision History

Vision	Date	Change Record
V1.0	May 2017	Initial release
V1.1	Sept. 2017	1.Update part of functional descriptions 2.Amend the default value description of register GCR2.IMAX
V1.2	Nov. 2017	Modify the typical application circuit --page 1,3 Add the Exposed Pad descriptions --page 2 Modify F _{PWM} =250Hz --page 5
V1.3	Oct. 2023	Add the part of Applications (P1). Update the pass volts of CDM and delete the MM parameter (P4). Add power on timing limit description and parameters (P7). Modify the format.
V1.4	May 2024	1 Delete the reflow(P26). 2 Update package description and land pattern data(P24 and P25)
V1.5	Sept. 2024	1. Update I _{STANDBY} and I _{ACTIVE} (P5). 2. Update AW2027 Operating Modes Transition (P7).
V1.6	Oct. 2024	1. Add description of new package AW2027SPR(P1-5, P23-28)
V1.7	Feb. 2025	1. Update temperature of AW2027SPR (P4, 5)
V1.8	Jul. 2025	1. Modify unit of VDD current (P6)

Disclaimer

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.