

## 1.5A Ultra-small Load Switch with Slew Rate Control

### FEATURES

- Integrated P-channel MOSFET load switch
- Input voltage: 1.2V to 5.5V
- 1.5A maximum continuous switch current
- Switch on-resistance(typ.):  
Rdson=52mΩ at VIN=5.5V  
Rdson=58mΩ at VIN=4.2V  
Rdson=66mΩ at VIN=3.3V  
Rdson=80mΩ at VIN=2.5V  
Rdson=110mΩ at VIN=1.8V  
Rdson=222mΩ at VIN=1.2V
- Controlled slew rate to limit inrush currents
- Internal EN Pull-Down Resistor on AW35122
- Quick output discharge
- FCDFN 1mm×1mm×0.55mm-4L package

### APPLICATIONS

- Smartphones and Tablets
- Portable Devices
- Wearables

### TYPICAL APPLICATION CIRCUITS




Figure 1 Typical Application circuit of AW3512/AW35122

### GENERAL DESCRIPTION

The AW3512/AW35122 is a load switch with output slew rate control. The device integrates a 66mΩ (typ.) P-channel MOSFET, which can operate over a wide input range of 1.2V to 5.5V.

The AW3512/AW35122 features output slew rate control, limiting inrush currents during turn-on to protect downstream devices.

### DEVICE COMPARISON TABLE

Part Number	AW3512	AW35122
Top Mark	SV	UJ
EN Pull Down Resistor	NO	7.1MΩ

## PIN CONFIGURATION AND TOP MARK




Figure 2 Pin Configuration and Top Mark

## PIN DEFINITION

Pin	Name	Description
A1	OUT	Switch output
A2	IN	Switch input and power supply
B1	GND	Device ground
B2	EN	Switch control input, active high, do not leave floating. AW3512.
B2	EN	Switch control input, active high, internal 7.1MΩ pull down resistor. AW35122

## FUNCTIONAL BLOCK DIAGRAM




Figure 3 Functional Block Diagram

## TYPICAL APPLICATION CIRCUITS




Figure 4 Typical Application circuit of AW3512/AW35122

## ORDERING INFORMATION

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW3512FDR	-40°C~85°C	FCDFN 1mm×1mm -4L	SV	MSL1	ROHS+HF	3000 units/ Tape and Reel
AW35122FDR	-40°C~85°C	FCDFN 1mm×1mm -4L	UJ	MSL1	ROHS+HF	3000 units/ Tape and Reel

**ABSOLUTE MAXIMUM RATINGS**<sup>(NOTE1)</sup>

PARAMETERS		RANGE
Supply Voltage Range $V_{IN}$		-0.3V to 6V
Input Voltage Range	EN	-0.3V to 6V
Output Voltage Range	OUT	-0.3V to 6V
Maximum Continuous Switch Current for $V_{IN} \geq 2V$ <sup>(NOTE 2)</sup>		1.5A
Maximum Peak Switch Current for $V_{IN} \geq 2.5V$ <sup>(NOTE 3)</sup>		2A
Junction-to-ambient Thermal Resistance $\theta_{JA}$ <sup>(NOTE 4)</sup>		166°C/W
Operating Free-air Temperature Range		-40°C to 85°C
Maximum Junction Temperature $T_{JMAX}$		150°C
Storage Temperature $T_{STG}$		-65°C to 150°C
Lead Temperature (Soldering 10 Seconds)		260°C
ESD		
HBM (Human Body Model) <sup>(NOTE 5)</sup>		±2kV
CDM(Charged Device Model) <sup>(NOTE 6)</sup>		±1.5kV
MM(Machine Model) <sup>(NOTE 7)</sup>		±200V
Latch-Up		
Latch-Up <sup>(NOTE 8)</sup>		+IT: 200mA -IT: -200mA

**NOTE1:** Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

**NOTE2:** Limited by thermal design.

**NOTE3:** Limited by thermal design, and tested in 10ms width pulse current.

**NOTE4:** Thermal resistance from junction to ambient is highly dependent on PCB layout.

**NOTE5:** The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. Test method: ESDA/JEDEC JS-001-2017.

**NOTE6:** All pins. Test Condition: ESDA/JEDEC JS-002-2014.

**NOTE7:** All pins. Test Condition: JESD22-A115C.

**NOTE8:** Test Condition: JESD78E.

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{IN}$	Input Voltage	1.2		5.5	V
$V_{EN}$	EN Voltage	0		5.5	V
$V_{OUT}$	Output Voltage	0		$V_{IN}$	V
$C_{IN}$	Input capacitance	0.1	1		μF
$C_{OUT}$	Output load capacitance	0.1	1		μF

## ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  unless otherwise noted. Typical values are guaranteed for  $V_{IN} = 5\text{V}$ ,  $C_{IN} = 1\mu\text{F}$ ,  $I_{IN} \leq 1.5\text{A}$  and  $T_A = 25^{\circ}\text{C}$ .

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
<b>INPUT CURRENTS</b>							
$I_Q$	Input quiescent current	$V_{IN}=3.3\text{V}, V_{EN}=3.3\text{V}, I_{OUT}=0\text{A}, T_A=25^{\circ}\text{C}$			2	12	nA
		$V_{IN}=3.3\text{V}, V_{EN}=3.3\text{V}, I_{OUT}=0\text{A}, T_A=85^{\circ}\text{C}$			9		nA
		$V_{IN}=5.5\text{V}, V_{EN}=5.5\text{V}, I_{OUT}=0\text{A}, T_A=25^{\circ}\text{C}$			15	25	nA
		$V_{IN}=5.5\text{V}, V_{EN}=5.5\text{V}, I_{OUT}=0\text{A}, T_A=85^{\circ}\text{C}$			10		nA
$I_{SD}$	Shutdown current from IN to GND	$V_{IN}=1.2\text{V}, V_{EN}=0\text{V}, T_A=25^{\circ}\text{C}$			2		nA
		$V_{IN}=1.8\text{V}, V_{EN}=0\text{V}, T_A=25^{\circ}\text{C}$			2		nA
		$V_{IN}=3.3\text{V}, V_{EN}=0\text{V}, T_A=25^{\circ}\text{C}$			6	44	nA
		$V_{IN}=4.0\text{V}, V_{EN}=0\text{V}, T_A=25^{\circ}\text{C}$			16		nA
		$V_{IN}=4.5\text{V}, V_{EN}=0\text{V}, T_A=25^{\circ}\text{C}$			28		nA
		$V_{IN}=5.0\text{V}, V_{EN}=0\text{V}, T_A=25^{\circ}\text{C}$			60	970	nA
		$V_{IN}=5.0\text{V}, V_{EN}=0\text{V}, T_A=55^{\circ}\text{C}$			90		nA
		$V_{IN}=5.0\text{V}, V_{EN}=0\text{V}, T_A=85^{\circ}\text{C}$			350		nA
		$V_{IN}=5.5\text{V}, V_{EN}=0\text{V}, T_A=25^{\circ}\text{C}$			139		nA
$I_{LEAKEN}$	EN pin leakage current	$V_{IN}=0\text{V}, V_{EN}=5.0\text{V}$		AW3512		0.5	$\mu\text{A}$
				AW35122		1.5	$\mu\text{A}$
$R_{EN}$	EN pin pull down resistor	$V_{EN}=5.0\text{V}$ , only for AW35122			7.1		$\text{M}\Omega$
<b>POWER SWITCH</b>							
$R_{dson}$	Internal switch MOSFET on-state resistance	$V_{IN}=5.5\text{V}, V_{EN}=\text{high}, I_{OUT}=200\text{mA}, T_A=25^{\circ}\text{C}$			52		m $\Omega$
		$V_{IN}=4.2\text{V}, V_{EN}=\text{high}, I_{OUT}=200\text{mA}, T_A=25^{\circ}\text{C}$			58		
		$V_{IN}=3.3\text{V}, V_{EN}=\text{high}, I_{OUT}=200\text{mA}, T_A=25^{\circ}\text{C}$			66		
		$V_{IN}=3.0\text{V}, V_{EN}=\text{high}, I_{OUT}=200\text{mA}, T_A=25^{\circ}\text{C}$			70	120	
		$V_{IN}=1.8\text{V}, V_{EN}=\text{high}, I_{OUT}=200\text{mA}, T_A=25^{\circ}\text{C}$			110		
		$V_{IN}=1.2\text{V}, V_{EN}=\text{high}, I_{OUT}=200\text{mA}, T_A=25^{\circ}\text{C}$			222		
$R_{DIS}$	Output discharge resistance	$V_{IN}=3.3\text{V}, V_{EN}=\text{low}, T_A=25^{\circ}\text{C}$		AW3512	276	300	$\Omega$
				AW35122	50	75	
$t_R$	Output rise time	$V_{IN}=3.6\text{V}, C_{OUT}=1\mu\text{F}, R_{OUT}=30\Omega$			165		$\mu\text{s}$
$t_F$	Output fall time	$V_{IN}=3.6\text{V}, C_{OUT}=1\mu\text{F}, R_{OUT}=30\Omega$		AW3512	60		$\mu\text{s}$
				AW35122	42		

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
$t_{ON}$	Switch turn on time	$V_{IN}=3.6V, C_{OUT}=1\mu F, R_{OUT}=30\Omega$		238		$\mu s$
$t_{OFF}$	Switch turn off time	$V_{IN}=3.6V, C_{OUT}=1\mu F, R_{OUT}=30\Omega$	AW3512	17		$\mu s$
			AW35122	12		
$t_{EN}$	Enable time	$V_{IN}=3.6V, C_{OUT}=1\mu F, R_{OUT}=30\Omega$		130		$\mu s$
$V_{IH}$	EN input high threshold level		1.2			V
$V_{IL}$	EN input low threshold level				0.5	V

## TIMING DIAGRAM




Figure 5 AW3512/AW35122 Timing Diagram

## TYPICAL CHARACTERISTICS

Ambient temperature is 25°C,  $C_{IN} = C_{OUT} = 1\mu F$ , unless otherwise noted.




Figure 6 Quiescent Current vs.  $V_{IN}$ , No load




Figure 7 IN Shutdown Current vs.  $V_{IN}$




Figure 8  $R_{dson}$  vs.  $V_{IN}$  ( $I_{OUT} = 200mA$ )




Figure 9  $R_{dson}$  vs. Temperature ( $I_{OUT} = 200mA$ )




Figure 10  $R_{dson}$  vs.  $I_{OUT}$







Figure 11  $R_{dson}$  vs.  $I_{OUT}$




$V_{IN}=3.6V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=1\mu F$ ,  $R_{load}=30\Omega$   
Figure 12 Turn On Response




$V_{IN}=1.8V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=1\mu F$ ,  $R_{load}=30\Omega$   
Figure 13 Turn On Response




$V_{IN}=3.6V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=1\mu F$ ,  $R_{load}=30\Omega$   
Figure 14 Turn Off Response(AW3512)




$V_{IN}=1.8V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=1\mu F$ ,  $R_{load}=30\Omega$   
Figure 15 Turn Off Response(AW3512)



$V_{IN}=3.6V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=1\mu F$ ,  $R_{load}=30\Omega$   
Figure 16 Turn Off Response(AW35122)



$V_{IN}=1.8V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=1\mu F$ ,  $R_{load}=30\Omega$   
Figure 17 Turn Off Response(AW35122)



awinic Confidential

## DETAILED FUNCTIONAL DESCRIPTION

The AW3512/AW35122 integrates a high side P channel MOSFET load switch, and provides a low on-resistance for a low voltage drop across the device. A controlled slew rate is used in applications to limit the inrush current. The part can be turned on, with a supply voltage from 1.2V to 5.5V.

### TURN ON/OFF CONTROL

Enable pin is an active high. The device is opened when EN pin is tied low (disable) or pulled down by internal 7.1M $\Omega$  resistor(AW35122), forcing PMOS switch off. The IN/OUT path is activated with a minimum of  $V_{in}$  of 1.2V and EN forced to high level.

Table 1. Functional Table

EN	IN to OUT	OUT to GND
Low	OFF	ON
High	ON	OFF

### SLEW RATE CONTROL

When the switch is enabled, the device regulates the gate voltage of MOSFET, and controls the  $V_{OUT}$  slew rate during  $t_R$  to avoid a large input inrush current. The feature reduces the interference to the power supply.

### QUICK OUTPUT DISCHARGE

The AW3512/AW35122 includes the Quick Output Discharge (QOD) feature, in order to discharge the application capacitor connected on OUT pin. When EN pin is set to low level (disable state), a discharge resistance with a typical value of 276  $\Omega$  (AW35122: 75  $\Omega$ ) is connected between the output and ground, pull down the output and prevent it from floating when the device is disabled.

## APPLICATION INFORMATION

### POWER SUPPLY RECOMMENDATIONS

The device is designed to operate with a  $V_{IN}$  range of 1.2V to 5.5V. This supply must be well regulated and placed as close to the device terminals as possible. It must also be able to withstand all transient and load currents, using a recommended input capacitance of 1 $\mu$ F if necessary. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10 $\mu$ F may be sufficient.

### MANAGING INRUSH CURRENT

When the switch is enabled, the output capacitors must be charged up from 0V to  $V_{IN}$ . A input inrush current will appear. The Inrush current can be calculated using Equation 1:

$$I_{inrush} = C_{OUT} \frac{dV_{OUT}}{dt} \quad (1)$$

where:

- $C_{OUT}$  = Output capacitance
- $DV_{OUT}$  = Output voltage, equals to  $V_{IN}$
- $dt$  = Rise time  $t_R$ .

The AW3512/AW35122 offers a controlled slew rate for minimizing inrush current.

### POWER DISSIPATION

The power dissipation produced by the power MOSFET  $R_{dson}$  in ON-state can be calculated with the following equation:

$$P_D = R_{dson} \times (I_{OUT})^2 \quad (2)$$

Where:

- $P_D$  = Power dissipation (W)
- $R_{dson}$  = Power MOSFET on resistance ( $\Omega$ )
- $I_{OUT}$  = Output current (A)

### THERMAL CONSIDERATIONS

Main contributor in term of junction temperature  $T_J(\max)$  is the power dissipation, and  $T_J(\max)$  should be restricted to 125 $^{\circ}$ C under ON-state. Junction temperature is directly proportional to power dissipation in the device, it can be calculated by the following equation:

$$T_J = T_A + R_{\theta JA} \times P_D \quad (3)$$

where:

- $T_J$  = Junction temperature of the device
- $T_A$  = Ambient temperature
- $P_D$  = Power dissipation of the device
- $R_{\theta JA}$  = Junction to ambient thermal resistance. This parameter is highly dependent on board layout.

## PCB LAYOUT CONSIDERATION

AW3512/AW35122 is a low ON-Resistance load switch, to obtain the optimal performance, PCB layout should be considered carefully. Here are some guidelines:

1. All the peripherals should be placed as close to the device as possible. Place the input capacitor  $C_{IN}$  on the top layer (same layer as the AW3512/AW35122) and close to IN pin, and place the output capacitor  $C_{OUT}$  on the top layer (same layer as the AW3512/AW35122) and close to OUT pin.
2. The AW3512/AW35122 integrate an up to 1.5A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the  $R_{\theta JA}$  of the package can be decreased, allowing higher power dissipation. Red bold paths on Figure 18 are power lines that will flow large current, please route them on PCB as straight, wide and short as possible.
3. Use rounded corners on the power trace from the power supply connector to AW3512/AW35122 to decrease EMI coupling.







Figure 20 PCB layout example

TAPE AND REEL INFORMATION



- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D1: Reel Diameter
- D0: Reel Width

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




DIMENSIONS AND PIN1 ORIENTATION


D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
178	8.4	1.16	1.16	0.74	2	2	4	8	Q1

All dimensions are nominal


PACKAGE DESCRIPTION



TOP VIEW




SIDE VIEW




BOTTOM VIEW

Unit: mm


AW3512FDR PACKAGE DESCRIPTION



TOP VIEW



SIDE VIEW




BOTTOM VIEW

Unit: mm

AW35122FDR PACKAGE DESCRIPTION

LAND PATTERN DATA



Unit: mm

**REVISION HISTORY**

Version	Date	Change Record
V1.0	July 2019	Datasheet V1.0 Released

awinic Confidential

## DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.