



钜地半导体
Tudi Semiconductor

Product Specification

TUDI-24AA256/24LC256

256K I²C Serial EEPROM

网址 www.sztdbdt.com 🔍

用芯智造 · 卓越品质


**semiconductor device
manufacturer**

- Design
- research and development
- production
- and sales




Features

- Single Supply with Operation Down to 1.7V for 24AA256 and 24FC256 Devices, 2.5V for 24LC256 Devices
- Low-Power CMOS Technology:
 - Write current: 3 mA, maximum
 - Standby current: 1 μ A maximum (I-temp.)
- Two-Wire Serial Interface, I2C Compatible
- Cascadable up to Eight Devices
- Schmitt Trigger Inputs for Noise Suppression
- Output Slope Control to Eliminate Ground Bounce
- 100 kHz, 400 kHz and 1 MHz Compatibility
- Page Write Time: 5 ms, maximum
- Self-Timed Erase/Write Cycle
- 64-Byte Page Write Buffer
- Hardware Write-Protect
- ESD Protection >4000V
- More than One Million Erase/Write Cycles
- Data Retention >200 years
- Factory Programming Available
- RoHS Compliant
- Temperature Ranges:
 - Industrial (I): -40°C to +85°C
 - Extended (E): -40°C to +125°C
- Automotive AEC-Q100 Qualified



8-Lead PDIP
(Top View)



8-Lead SOIC/TSSOP
(Top View)

Description

The Microchip Technology Inc. 24XX256(1) is a 32K x 8 (256 Kbit) Serial Electrically Erasable PROM, capable of operation across a broad voltage range (1.7V to 5.5V). It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device also has a page write capability of up to 64 bytes of data. This device is capable of both random and sequential reads up to the 256K boundary. Functional address lines allow up to eight devices on the same bus, for up to 2 Mbit address space.



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

V _{CC}	6.5V
All inputs and outputs w.r.t. V _{SS}	-0.6V to V _{CC} +1.0V
Storage temperature	-65°C to +150°C
Ambient temperature with power applied.....	-40°C to +125°C
ESD protection on all pins	≥4 kV

† **NOTICE:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS			Electrical Characteristics:			
			Industrial (I): V _{CC} = +1.7V to 5.5V		T _A = -40°C to +85°C	
			Extended (E): V _{CC} = +1.7V to 5.5V		T _A = -40°C to +125°C	
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
D1	V _{IH}	High-Level Input Voltage	0.7 V _{CC}	—	V	
D2	V _{IL}	Low-Level Input Voltage	—	0.3 V _{CC} 0.2 V _{CC}	V V	V _{CC} ≥ 2.5V V _{CC} < 2.5V
D3	V _{HYS}	Hysteresis of Schmitt Trigger Inputs (SDA, SCL pins)	0.05 V _{CC}	—	V	V _{CC} ≥ 2.5V (Note)
D4	V _{OL}	Low-Level Output Voltage	—	0.40	V	I _{OL} = 3.0 mA @ V _{CC} = 4.5V I _{OL} = 2.1 mA @ V _{CC} = 2.5V
D5	I _{LI}	Input Leakage Current	—	±1	μA	V _{IN} = V _{SS} or V _{CC} , W _P = V _{SS} V _{IN} = V _{SS} or V _{CC} , W _P = V _{CC}
D6	I _{LO}	Output Leakage Current	—	±1	μA	V _{OUT} = V _{SS} or V _{CC}
D7	C _{IN} , C _{OUT}	Pin Capacitance (all inputs/outputs)	—	10	pF	V _{CC} = 5.0V (Note) T _A = 25°C, F _{CLK} = 1 MHz
D8	I _{CC} Read	Operating Current	—	400	μA	V _{CC} = 5.5V, SCL = 400 kHz
	I _{CC} Write		—	3	mA	V _{CC} = 5.5V
D9	I _{CCS}	Standby Current	—	1	μA	SDA = SCL = V _{CC} = 3.6V A0, A1, A2, W _P = V _{SS} , I-Temp.
			—	1.5	μA	SDA = SCL = V _{CC} = 5.5V A0, A1, A2, W _P = V _{SS} , I-Temp.
			—	5	μA	SDA = SCL = V _{CC} = 5.5V A0, A1, A2, W _P = V _{SS} , E-Temp.

Note: This parameter is periodically sampled and not 100% tested.



TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS			Electrical Characteristics:			
			Industrial (I): $V_{CC} = +1.7V$ to $5.5V$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	
			Extended (E): $V_{CC} = +1.7V$ to $5.5V$		$T_A = -40^{\circ}C$ to $+125^{\circ}C$	
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
1	FCLK	Clock Frequency	—	100	kHz	$1.7V \leq V_{CC} < 2.5V$
			—	400	kHz	$2.5V \leq V_{CC} \leq 5.5V$
			—	400	kHz	$1.7V \leq V_{CC} < 2.5V$ (24FC256)
			—	1000	kHz	$2.5V \leq V_{CC} \leq 5.5V$ (24FC256)
2	THIGH	Clock High Time	4000	—	ns	$1.7V \leq V_{CC} < 2.5V$
			600	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			600	—	ns	$1.7V \leq V_{CC} < 2.5V$ (24FC256)
			500	—	ns	$2.5V \leq V_{CC} \leq 5.5V$ (24FC256)
3	TLOW	Clock Low Time	4700	—	ns	$1.7V \leq V_{CC} < 2.5V$
			1300	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			1300	—	ns	$1.7V \leq V_{CC} < 2.5V$ (24FC256)
			500	—	ns	$2.5V \leq V_{CC} \leq 5.5V$ (24FC256)
4	TR	SDA and SCL Rise Time	—	1000	ns	$1.7V \leq V_{CC} < 2.5V$ (Note 1)
			—	300	ns	$2.5V \leq V_{CC} \leq 5.5V$ (Note 1)
			—	300	ns	$1.7V \leq V_{CC} \leq 5.5V$ (24FC256) (Note 1)
5	TF	SDA and SCL Fall Time	—	300	ns	All except 24FC256 (Note 1)
			—	100	ns	$1.7V \leq V_{CC} \leq 5.5V$ (24FC256) (Note 1)
6	THD:STA	Start Condition Hold Time	4000	—	ns	$1.7V \leq V_{CC} < 2.5V$
			600	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			600	—	ns	$1.7V \leq V_{CC} < 2.5V$ (24FC256)
			250	—	ns	$2.5V \leq V_{CC} \leq 5.5V$ (24FC256)
7	TSU:STA	Start Condition Setup Time	4700	—	ns	$1.7V \leq V_{CC} < 2.5V$
			600	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			600	—	ns	$1.7V \leq V_{CC} < 2.5V$ (24FC256)
			250	—	ns	$2.5V \leq V_{CC} \leq 5.5V$ (24FC256)
8	THD:DAT	Data Input Hold Time	0	—	ns	Note 2
9	TSU:DAT	Data Input Setup Time	250	—	ns	$1.7V \leq V_{CC} < 2.5V$
			100	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			100	—	ns	$1.7V \leq V_{CC} \leq 5.5V$ (24FC256)
10	TSU:STO	Stop Condition Setup Time	4000	—	ns	$1.7V \leq V_{CC} < 2.5V$
			600	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			600	—	ns	$1.7V \leq V_{CC} < 2.5V$ (24FC256)
			250	—	ns	$2.5V \leq V_{CC} \leq 5.5V$ (24FC256)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model, which can be obtained from Microchip's website at www.microchip.com.



TABLE 1-2: AC CHARACTERISTICS


AC CHARACTERISTICS (Continued)			Electrical Characteristics:			
			Industrial (I): $V_{CC} = +1.7V$ to $5.5V$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	
			Extended (E): $V_{CC} = +1.7V$ to $5.5V$		$T_A = -40^{\circ}C$ to $+125^{\circ}C$	
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
11	TSU:WP	WP Setup Time	4000	—	ns	$1.7V \leq V_{CC} < 2.5V$
			600	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			600	—	ns	$1.7V \leq V_{CC} \leq 5.5V$ (24FC256)
12	THD:WP	WP Hold Time	4700	—	ns	$1.7V \leq V_{CC} < 2.5V$
			1300	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			1300	—	ns	$1.7V \leq V_{CC} \leq 5.5V$ (24FC256)
13	TAA	Output Valid from Clock	—	3500	ns	$1.7V \leq V_{CC} < 2.5V$ (Note 2)
			—	900	ns	$2.5V \leq V_{CC} \leq 5.5V$ (Note 2)
			—	900	ns	$1.7V \leq V_{CC} < 2.5V$ (24FC256) (Note 2)
			—	400	ns	$2.5V \leq V_{CC} \leq 5.5V$ (24FC256) (Note 2)
14	TBUF	Bus Free Time: The time the bus must be free before a new transmission can start	4700	—	ns	$1.7V \leq V_{CC} < 2.5V$
			1300	—	ns	$2.5V \leq V_{CC} \leq 5.5V$
			1300	—	ns	$1.7V \leq V_{CC} < 2.5V$ (24FC256)
			500	—	ns	$2.5V \leq V_{CC} \leq 5.5V$ (24FC256)
15	TOF	Output fall time from V_{IH} minimum to V_{IL} maximum $C_B \leq 100$ pF	$10 + 0.1C_B$	250	ns	All except 24FC256 (Note 1)
				250	ns	All except 24FC256 (Note 1)
16	TSP	Input Filter Spike Suppression (SDA and SCL pins)	—	50	ns	All except 24FC256 (Notes 1 and 3)
17	TWC	Write Cycle Time (byte or page)	—	5	ms	
18		Endurance	1,000,000	—	cycles	$25^{\circ}C$, 5.5V, Page mode (Note 4)

Note 1: Not 100% tested. C_B = total capacitance of one bus line in pF.

- As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- The combined TSP and V_{HYS} specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a T_I specification for standard operation.
- This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model, which can be obtained from Microchip's website at www.microchip.com.



FIGURE 1-1: BUS TIMING DATA





2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#).

TABLE 2-1: PIN FUNCTION TABLE

Name	DFN ⁽¹⁾	MSOP	PDIP	SOIC	SOIJ	TDFN ⁽¹⁾	TSSOP	CSP	Function
A0	1	—	1	1	1	1	1	3	User Configurable Chip Select
A1	2	—	2	2	2	2	2	2	User Configurable Chip Select
A2	3	3	3	3	3	3	3	5	User Configurable Chip Select
VSS	4	4	4	4	4	4	4	8	Ground
SDA	5	5	5	5	5	5	5	6	Serial Address/Data I/O
SCL	6	6	6	6	6	6	6	7	Serial Clock
WP	7	7	7	7	7	7	7	4	Write-Protect Input
VCC	8	8	8	8	8	8	8	1	Power Supply

Note 1: Exposed pad on DFN/TDFN can be connected to VSS or left floating.

2.1 A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 inputs are used by the 24XX256 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Note: For the MSOP package only, pins A0 and A1 are not connected.

Up to eight devices (two for the MSOP package) may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either VCC or VSS.

In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic '0' or logic '1'. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic '0' or logic '1' before normal device operation can proceed.

2.2 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open-drain terminal. Therefore, the SDA bus requires a pull-up resistor to VCC (typical 10 kΩ for 100 kHz, 2 kΩ for 400 kHz and 1 MHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.3 Serial Clock (SCL)

This input is used to synchronize the data transfer to and from the device.

2.4 Write-Protect (WP)

This pin must be connected to either VSS or VCC. If tied to VSS, write operations are enabled. If tied to VCC, write operations are inhibited but read operations are not affected.



3.0 FUNCTIONAL DESCRIPTION

The 24XX256 supports a bidirectional two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus must be controlled by a master device which generates the Serial Clock (SCL), controls the bus access, and generates the Start and Stop conditions while the 24XX256 works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line, while the clock line is high, will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high, determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line, while the clock (SCL) is high, determines a Stop condition. All operations must end with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device and is, theoretically, unlimited (although only the last 64 will be stored when doing a write operation). When an over-write does occur it will replace data in a first-in-first-out (FIFO) principle.

4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24XX256 does not generate any Acknowledge bits if an internal programming cycle is in progress.

A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable-low during the high period of the Acknowledge-related clock pulse. Moreover, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by NOT generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX256) will leave the data line high to enable the master to generate the Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS





FIGURE 4-2: ACKNOWLEDGE TIMING





5.0 DEVICE ADDRESSING


A control byte is the first byte received following the Start condition from the master device. The control byte consists of a 4-bit control code. For the 24XX256, this is set as '1010' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24XX256 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits, in effect, are the three Most Significant bits of the word address. The combination of the 4-bit control code and the next three bits are called the slave address.

For the MSOP package, the A0 and A1 pins are not connected. During device addressing, the A0 and A1 Chip Select bits (Figures 5-1 and 5-2) should be set to '0'. Only two 24XX256 MSOP packages can be connected to the same bus.

The last bit of the control byte is the Read/Write ($\overline{R/W}$) bit and it defines the operation to be performed. When set to '1', a read operation is selected. When set to '0', a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). Because only A14...A0 are used, the upper address bits are a "don't care." The upper address bits are transferred first, followed by the Least Significant bits.

Following the Start condition, the 24XX256 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a '1010' code and appropriate device select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the $\overline{R/W}$ bit, the 24XX256 will select a read or write operation.

FIGURE 5-1: CONTROL BYTE FORMAT




5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 2 Mbit by adding up to eight 24XX256 devices on the same bus. In this case, software can use A0 of the control byte as address bit A15; A1 as address bit A16; and A2 as address bit A17. It is not possible to sequentially read across device boundaries.

For the MSOP package, up to two 24XX256 devices can be added for up to 512 Kbit of address space. In this case, software can use A2 of the control byte as address bit A17. Bits A0 (A15) and A1 (A16) of the control byte must always be set to a logic '0' for the MSOP.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS





6.0 WRITE OPERATIONS

6.1 Byte Write

Following the Start condition from the master, the control code (four bits), the Chip Select (three bits) and the $\overline{R/\overline{W}}$ bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the Address Pointer of the 24XX256. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX256, the master device will transmit the data word to be written into the addressed memory location. The 24XX256 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and during this time, the 24XX256 will not generate Acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command but no write cycle will occur, no data will be written, and the device will immediately accept a new command. After a byte write command, the internal address counter will point to the address location following the one that was just written.

Note: When doing a write of less than 64 bytes, the data in the rest of the page is refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page.

6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX256 in much the same way as in a byte write. The exception is that instead of generating a Stop condition, the master transmits up to 63 additional bytes, which are temporarily stored in the on-chip page buffer, and will be written into memory once the master has transmitted a Stop condition. Upon receipt of each word, the six lower Address Pointer bits, which form the byte counter, are internally incremented by one. If the master should transmit more than 64 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

Note: Page write operations are limited to writing bytes within a single physical page, **regardless** of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size – 1. If a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is, therefore, necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

6.3 Write Protection

The WP pin allows the user to write-protect the entire array (0000-7FFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every write command (Figure 1-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.



FIGURE 6-1: BYTE WRITE






FIGURE 6-2: PAGE WRITE



7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (This feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition, followed by the control byte for a write command ($R/\bar{W} = 0$). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, the Start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See [Figure 7-1](#) for flow diagram.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW





8.0 READ OPERATION


Read operations are initiated in much the same way as write operations, with the exception that the $\overline{R/\overline{W}}$ bit of the control byte is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24XX256 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address n (n is any legal address), the next current address read operation would access data from address $n + 1$.

Upon receipt of the control byte with $\overline{R/\overline{W}}$ bit set to '1', the 24XX256 issues an Acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX256 discontinues transmission (Figure 8-1).

FIGURE 8-1: CURRENT ADDRESS READ



8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the 24XX256 as part of a write operation ($\overline{R/\overline{W}}$ bit set to '0'). Once the word address is sent, the master generates a Start condition following the Acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again, but with the $\overline{R/\overline{W}}$ bit set to a one. The 24XX256 will then issue an Acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer, though it does generate a Stop condition, which causes the 24XX256 to discontinue transmission (Figure 8-2). After a random read command, the internal address counter will point to the address location following the one that was just read.

8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX256 transmits the first data byte, the master issues an Acknowledge (as opposed to the Stop condition used in a random read). This Acknowledge directs the 24XX256 to transmit the next sequentially addressed 8-bit word (Figure 8-3). Following the final byte transmitted to the master, the master will NOT generate an Acknowledge, but will generate a Stop condition.

To provide sequential reads, the 24XX256 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address 7FFF to address 0000 if the master acknowledges the byte received from the array address 7FFF.

FIGURE 8-2: RANDOM READ








FIGURE 8-3: SEQUENTIAL READ



Block Diagram








Order information

Order Number	Package	Package Quantity	Marking On The park
24AA256-E/P-TUDI	DIP8	Tube,50,A box of 2000	24AA256-E/P
24AA256T-E/SN-TUDI	SOP8	Tape,Reel,2500	24AA256T-E/SN
24AA256T-E/ST-TUDI	TSSOP8	Tape,Reel,2500	24AA256T-E/ST
24LC256-E/P-TUDI	DIP8	Tube,50,A box of 2000	24LC256-E/P
24LC256T-E/SN-TUDI	SOP8	Tape,Reel,2500	24LC256T-E/SN
24LC256T-E/ST-TUDI	TSSOP8	Tape,Reel,2500	24LC256T-E/ST

Package SOP8






Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
B	0.330	0.510	0.013	0.020
C	0.190	0.250	0.007	0.010
D	4.780	5.000	0.188	0.197
E	3.800	4.000	0.150	0.157
E1	5.800	6.300	0.228	0.248
e	1.270TYP		0.050TYP	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°








Package DIP8



Symbol	Min	Non	Max
A1	6.28	6.33	6.38
A2	6.33	6.38	6.43
A3	7.52	7.62	7.72
A4	7.80	8.40	9.00
B1	9.15	9.20	9.25
B2	9.20	9.25	9.30
C		5.57	
D		1.52	
E	0.43	0.45	0.47
F		2.54	
G		0.25	
H	1.54	1.59	1.64
I	3.22	3.27	3.32
R		0.20	
M1	9°	10°	11°
M2	11°	12°	13°

Package TSSOP8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
D	2.900	3.100	0.114	0.122
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
C	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
A		1.200		0.047
A2	0.800	1.000	0.031	0.039
A1	0.050	0.150	0.002	0.006
e	0.65(BSC)		0.026(BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°		1°	



Important statement:

- TUDI Semiconductor reserves the right to modify the product manual without prior notice! Before placing an order, customers need to confirm whether the obtained information is the latest version and verify the completeness of the relevant information.
- Any semi-guide product is subject to failure or malfunction under specified conditions. It is the buyer's responsibility to comply with safety standards when using TUDI Semiconductor products for system design and whole machine manufacturing. And take the appropriate safety measures to avoid the potential in the risk of loss of personal injury or loss of property situation!
- TUDI Semiconductor products have not been licensed for life support, military, and aerospace applications, and therefore TUDI Semiconductor is not responsible for any consequences arising from the use of this product in these areas.
- If any or all TUDI Semiconductor products (including technical data, services) described or contained in this document are subject to any applicable local export control laws and regulations, they may not be exported without an export license from the relevant authorities in accordance with such laws.
- The specifications of any and all TUDI Semiconductor products described or contained in this document specify the performance, characteristics, and functionality of said products in their standalone state, but do not guarantee the performance, characteristics, and functionality of said products installed in Customer's products or equipment. In order to verify symptoms and conditions that cannot be evaluated in a standalone device, the Customer should ultimately evaluate and test the device installed in the Customer's product device.
- TUDI Semiconductor documentation is only allowed to be copied without any alteration of the content and with the relevant authorization. TUDI Semiconductor assumes no responsibility or liability for altered documents.
- TUDI Semiconductor is committed to becoming the preferred semiconductor brand for customers, and TUDI Semiconductor will strive to provide customers with better performance and better quality products.