

USB Type-C Low Speed and High Speed Ports Protection IC

FEATURES

- IEC61000-4-5 surge protection
 - $\pm 80\text{V}$ surge protection on CON_LSP1/2
 - $\pm 30\text{V}$ surge protection on CON_HSP1/2
- USB Type-C LSP1/2 and HSP1/2 DC protection
 - CON_LSP1/CON_LSP2: 24V DC
 - CON_HSP1/CON_HSP2: 28V DC
- Dead battery circuits in CON_LSP1/CON_LSP2
- Integrated low R_{dson} switch
 - LSP switch: 340m Ω typical
 - HSP switch: 4.4 Ω typical
- IEC61000-4-2 ESD protection for CON_LSP1/2
 - Contact discharge: $\pm 8\text{kV}$
 - Air discharge: $\pm 12\text{kV}$
- Default Over-Voltage Protection (OVP) threshold
 - CON_LSP1/CON_LSP2: 5.8V typical
 - CON_HSP1/CON_HSP2: 4.8V typical
- Low supply current: 26 μA typical
- LSP1/2 leakage current: 0.5 μA typical
- Fast OVP turn off time: 70ns typical
- Over-temperature protection (OTP)
- Under-voltage lockout (UVLO)
- WLCSP 1.82mm \times 1.27mm-12B package

APPLICATIONS

- Smartphones
- Tablets
- Laptop

TYPICAL APPLICATION CIRCUIT




Figure 1 AW35602 typical application circuit

NOTE: Type-C CC channels can only use LSP switches.

All the trademarks mentioned in the document are the property of their owners.

GENERAL DESCRIPTION

AW35602 is a single chip USB Type-C port protection solution, it integrates four channels of switches with OVP protection. CON_LSP1/2 pins can tolerate up to 24V DC, and CON_HSP1/2 pins can tolerate up to 28V DC. LSP switch can be used to protect CC of Type-C, and HSP switch can be used to protect D+/D- or SBU of Type-C.

AW35602 will disconnect all four channels of switches when any pin of CON_LSP1/2 or CON_HSP1/2 is above the OVP threshold, LSP1, LSP2, HSP1 and HSP2 in system side are protected from the high voltage. When OVP is detected, FLAGB pin is pulled down.

AW35602 integrates dead battery circuits in CON_LSP1 and CON_LSP2.

AW35602 integrates $\pm 80\text{V}$ IEC61000-4-5 surge protection on CON_LSP1 and CON_LSP2, and also provides $\pm 8\text{kV}$ contact discharge and $\pm 12\text{kV}$ air discharge IEC61000-4-2 ESD protection on CON_LSP1 and CON_LSP2.

PIN CONFIGURATION




Figure 2 Pin Configuration

PIN DEFINITION

Pin	Name	Description
A1	CON_LSP1	Connector side of the LSP1 OVP FET.
A2	LSP1	System side of the LSP1 OVP FET.
A3	VSYS	2.7V to 5.5V power supply.
B1	CON_LSP2	Connector side of the LSP2 OVP FET.
B2	LSP2	System side of the LSP2 OVP FET.
B3	GND	Ground.
C1	CON_HSP1	Connector side of the HSP1 OVP FET.
C2	HSP1	System side of the HSP1 OVP FET.
C3	FLAGB	OVP flag, active-low, open-drain. FLAGB is logic low when OVP occurs, otherwise it is logic high.
D1	CON_HSP2	Connector side of the HSP2 OVP FET.
D2	HSP2	System side of the HSP2 OVP FET.
D3	HSPEN	HSP switch enable.

FUNCTIONAL BLOCK DIAGRAM




Figure 3 Functional Block Diagram

TYPICAL APPLICATION CIRCUITS




Figure 4 AW35602 application circuit (HSP switch used for SBU switch)




Figure 5 AW35602 application circuit (HSP switch used for D+/D- switch)

Notice for Typical Application Circuits:

1. Place C_{SYS} as close as possible to the chip.
2. Internal pull-down resistor on HSPEN pin ensures the D+/SBU1 and D-/SBU2 channels are disabled by default. When HSPEN is logic high, D+/SBU1 and D-/SBU2 channels are active.
3. If FLAGB is not used, it can be left floating.
4. CC1, CC2 channels support $\pm 1A$ current, the connection lines should be as wide as possible.
5. Type-C CC channels can only use LSP switches.

ORDERING INFORMATION

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW35602CSR	-40°C ~ 85°C	WLCSP 1.82mm×1.27mm- 12B	8P3J	MSL1	ROHS+HF	3000 units/ Tape and Reel

ABSOLUTE MAXIMUM RATINGS (NOTE 1)

Symbol	Parameter	Condition	Min.	Max.	Unit
V _{VSYS}	Power voltage		-0.3	6	V
V _{CON_LSPX}	CON_LSP1, CON_LSP2 input voltage		-0.3	24	V
V _{CON_HSPX}	CON_HSP1, CON_HSP2 input voltage		-0.3	28	V
V _{LSPX}	LSP1, LSP2 output voltage		-0.3	6	V
V _{HSPX}	HSP1, HSP2 output voltage		-0.3	6	V
V _{FLAGB}	FLAGB voltage		-0.3	6	V
V _{HSPEN}	HSPEN voltage		-0.3	6	V
I _{CON_LSPX}	CON_LSP1, CON_LSP2 DC current		-1	1	A
I _{CON_HSPX}	CON_HSP1, CON_HSP2 DC current		-100	100	mA
T _{JMAX}	Maximum operating junction temperature			150	°C
T _{STG}	Storage temperature		-65	150	°C
T _{LEAD}	Soldering temperature	At leads, 10 seconds		260	°C
CON_LSPX Surge	CON_LSP1, CON_LSP2 surge immunity	IEC61000-4-5 test with 2Ω equivalent series resistance	-80	80	V

NOTE1: Conditions out of those ranges listed in “absolute maximum ratings” may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in “recommended operating conditions”. Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

THERMAL INFORMATION

Symbol	Parameter	Condition	Value	Unit
R _{θJA}	Thermal resistance from junction to ambient (NOTE 1)	In free air	90	°C/W

NOTE1: Thermal resistance from junction to ambient is highly dependent on PCB layout.

ESD AND LATCH-UP RATINGS

Symbol	Parameter	Condition	Value	Unit
V _{ESD}	IEC61000-4-2 system ESD on CON_LSP1,CON_LSP2	Contact discharge	±8	kV
		Air gap discharge	±12	kV
	Human body model	ESDA/JEDEC JS-001-2017	±2	kV
	Charged device model	ESDA/JEDEC JS-002-2018	±1.5	kV
I _{Latch-up}	Latch up	JESD78E	±200	mA

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{SYS}	Input DC voltage	2.7		5.5	V
V _{HSPEN}	HSPEN input voltage	0		5.5	V
V _{FLAGB}	FLAGB output voltage	0		5.5	V
V _{CON_LSPX} , V _{LSPX}	CON_LSP1,CON_LSP2,LSP1,LSP2 voltage	0		5.5	V
V _{CON_HSPX} ,V _{HSPX}	CON_HSP1,CON_HSP2,HSP1,HSP2 voltage	0		5.5	V
T _A	Ambient temperature	-40		85	°C

ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$ to 85°C unless otherwise noted. Typical values are guaranteed for $V_{\text{SYS}} = 3.3\text{V}$, $C_{\text{SYS}} = 1\mu\text{F}$, $T_A = 25^{\circ}\text{C}$.

Symbol	Description	Test Conditions	Min.	Typ.	Max.	Units
Power supply and leakage current						
V_{UVLO}	Power under voltage lockout	V_{SYS} rising	1.60	2.50	2.70	V
$V_{\text{UVLO_HYS}}$	Power under voltage lockout hysteresis			100		mV
I_{SYS}	V_{SYS} supply current	$V_{\text{SYS}}=3.3\text{V}$, $V_{\text{HSPEN}}=3.3\text{V}$		26	60	μA
$I_{\text{LSP_Leak}}$	Leakage current for LSP pins	$V_{\text{SYS}}=3.3\text{V}$, $V_{\text{LSPX}}=3.3\text{V}$, CON_LSPX floating.		0.5	3	μA
$I_{\text{HSP_Leak}}$	Leakage current for HSP pins	$V_{\text{SYS}}=3.3\text{V}$, $V_{\text{HSPEN}}=3.3\text{V}$, $V_{\text{HSPX}}=3.3\text{V}$, CON_HSPX floating.		0.4	3	μA
LSP switches						
R_{ON}	Switch on resistance	$V_{\text{SYS}}=3.3\text{V}$, $V_{\text{LSPX}}=3.3\text{V}$, $I_{\text{OUT}}=100\text{mA}$, $T_A = 25^{\circ}\text{C}$		340	600	m Ω
$R_{\text{ON_Flat}}$	On resistance flatness	CON_LSPX input 100mA, sweep LSPX voltage between 0V and 3.3V, $T_A = 25^{\circ}\text{C}$			20	m Ω
R_{D}	Dead battery pull-down resistance	$V_{\text{CON_LSPX}}=3.3\text{V}$	4.1	5.1	6.1	k Ω
V_{CLAMPH}	CON_LSPX clamp voltage	External current 330 μA in CON_LSPX	1.35	1.75	2.00	V
V_{CLAMPM}	CON_LSPX clamp voltage	External current 180 μA in CON_LSPX	0.75	1.00	1.20	V
V_{CLAMPL}	CON_LSPX clamp voltage	External current 80 μA in CON_LSPX	0.55	0.87	1.10	V
V_{OVPLSP}	OVP threshold on CON_LSPX	CON_LSPX rising	5.5	5.8	6.0	V
$V_{\text{OVPLSP_HYS}}$	OVP threshold hysteresis			100		mV
CON_LSP	Equivalent on capacitance	Capacitance from CON_LSPX or LSPX to GND when device is powered. $V_{\text{CON_LSPX}}=0\text{V}$ to 1.2V, $f = 240\text{kHz}$		200		pF
V_{CLAMPLSP}	Maximum clamp voltage on system side.	8/20 μs surge, $V_{\text{surge}}=+80\text{V}$		7		V
HSP switches						
R_{ON}	Switch on resistance	$V_{\text{SYS}}=3.3\text{V}$, $V_{\text{HSPEN}}=3.3\text{V}$, $V_{\text{HSPX}}=3.3\text{V}$, $I_{\text{OUT}}=10\text{mA}$, $T_A=25^{\circ}\text{C}$		4.4	8	Ω
$R_{\text{ON_Flat}}$	On resistance flatness	Sweep HSPX voltage between 0V and 3.3V			100	m Ω
V_{OVPHSP}	OVP threshold on CON_HSPX	CON_HSPX rising	4.5	4.8	5.0	V
$V_{\text{OVPHSP_HYS}}$	OVP threshold hysteresis			100		mV

ELECTRICAL CHARACTERISTICS (CONTINUED)

T_A = -40°C to 85°C unless otherwise noted. Typical values are guaranteed for V_{VSYS} = 3.3V, C_{SYS} = 1μF, T_A = 25°C.

Symbol	Description	Test Conditions	Min.	Typ.	Max.	Units
C _{CON_HSP}	Equivalent on capacitance	Capacitance from CON_HSPX or HSPX to GND when device is powered. V _{CON_HSPX} = 0V to 1.2V, f = 240MHz		6		pF
BW _{HSP}	Single ended on bandwidth (-3dB)	R _L = 50Ω		800		MHz
V _{CLAMPHSP}	Maximum clamp voltage on system side.	8/20μs surge, V _{surge} = +30V		7		V
FLAGB						
V _{OL}	Output low voltage	I _{OL} = 5mA		0.08	0.3	V
I _{OH}	High level leakage current	V _{FLAGB} = 5.5V			1	μA
HSPEN						
V _{IH}	Valid input high		1.2			V
V _{IL}	Valid input low				0.4	V
R _{PD}	Pull down resistance			3.7		MΩ
Thermal shutdown						
T _{SDN}	Shutdown temperature	Temperature rising		135		°C
T _{SDN_HYS}	Shutdown temperature hysteresis			10		°C
Timings requirements						
t _{ON_FET}	Power on delay time	Time from V _{VSYS} valid to LSP and HSP OVP FETs are on, V _{HSPEN} = 3.3V		2.4		ms
t _{ON_FET_DB}	Dead battery resistors valid time	Time from V _{VSYS} valid to the internal dead battery resistors are turned off		4.5		ms
t _{ovp_res}	OVP response time	Time from crossing rising CON_LSPX/CON_HSPX at OVP voltage until LSPX/HSPX stop rising. Rising rate is 70V/μs		70		ns
t _{ovp_deb_LSP}	LSP switch recovery time after OVP removed			50		μs
t _{ovp_deb_HSP}	HSP switch recovery time after OVP removed			25		μs


ELECTRICAL CHARACTERISTICS (CONTINUED)








$T_A = -40^{\circ}\text{C}$ to 85°C unless otherwise noted. Typical values are guaranteed for $V_{\text{SYS}} = 3.3\text{V}$, $C_{\text{SYS}} = 1\mu\text{F}$, $T_A = 25^{\circ}\text{C}$.

Symbol	Description	Test Conditions	Min.	Typ.	Max.	Units
$t_{\text{HSP_ON}}$	HSP switch enable time from HSPEN to high			40		μs
$t_{\text{off_thermal}}$	Time to shut down from over-temperature			20		μs
$t_{\text{OTP_deb}}$	OTP recovery time			20		ms
$t_{\text{FLAGB_ass}}$	Time to FLAGB assertion from OVP detected			5		μs
$t_{\text{FLAGB_deass}}$	Time from switches turn on after OVP to FLAGB de-assertion			4.5		ms

awinic Confidential

TYPICAL CHARACTERISTICS





TIMING DIAGRAM




Figure 6 Power on and off Timing diagram




Figure 7 Over Voltage Protection Timing diagram

DETAILED FUNCTIONAL DESCRIPTION

The AW35602 is a single chip USB Type-C port protection solution, it integrates four channels of switches with over-voltage protection function that protect LSP1, LSP2, HSP1 and HSP2. The CON_LSP1 and CON_LSP2 pins of AW35602 are 24V DC tolerant, CON_HSP1 and CON_HSP2 pins are 28V DC tolerant, so they can be well protected if they are shorted to USB VBUS by accident or moisture. The LSP switches are always on while the HSP switches are controlled by HSPEN pin. When HSPEN is logic high, HSP switches are turned on. When HSPEN is logic low, HSP switches are turned off.

Surge and ESD Protection

AW35602 integrates $\pm 80\text{V}$ IEC61000-4-5 surge protection on CON_LSP1 and CON_LSP2, and also provides $\pm 8\text{kV}$ contact discharge and $\pm 12\text{kV}$ air discharge IEC61000-4-2 ESD protection on CON_LSP1 and CON_LSP2, so no external TVS are needed on these two pins, which helps to reduce external BOM cost. AW35602 also integrates $\pm 30\text{V}$ IEC61000-4-5 surge protection on CON_HSP1 and CON_HSP2.

LSP Switch Power Delivery

The typical on-resistance of the integrated switches of LSP1 and LSP2 is $340\text{m}\Omega$, the two switches are both able to deliver 1A DC current, which is compliant with the USB Type-C specification.

LSP Dead Battery Resistors

AW35602 integrates dead battery pull-down resistors on CON_LSP1 and CON_LSP2 pins to allow dead battery charging. In dead battery condition, the AW35602 is unpowered, the pull-up resistor from a power adaptor will activate the pull-down resistor inside the AW35602. Once power delivery is established from power adaptor to the system and AW35602 has power supply on its VSYS pin, after about 2.4ms the AW35602 turns on its LSP switches and after about another 2.1ms it removes its RD pull-down resistors.

High Bandwidth HSP Switch

The HSP1 and HSP2 switches have typically 800MHz -3dB bandwidth, which can be used to transmit SBU signal or high speed signal, e.g. USB 2.0 data.

Over-Voltage Protection

The four channels of integrated switches of AW35602 all have over-voltage protection function, when over-voltage event is detected on any pin of CON_LSP1, CON_LSP2, CON_HSP1 or CON_HSP2, device will shut off all the switches within 70ns (typical), as well as pull down the FLAGB to indicate there is over-voltage event to system. The typical OVP threshold voltage of CON_LSP1 and CON_LSP2 is 5.8V, typical OVP threshold voltage of CON_HSP1 and CON_HSP2 is 4.8V.

FLAGB Fault Report

FLAGB pin is the over-voltage fault report pin, it's recommended to be pulled up by 10k Ω pull-up resistor to I/O voltage. During normal operation, FLAGB is pulled up to logic high by pull-up resistor, when over-voltage event happens, FLAGB will output logic low.


PCB LAYOUT CONSIDERATION

To obtain the optimal performance of AW35602, PCB layout should be considered carefully. Here are some guidelines:


1. Place supply bypass capacitors as close to V_{SYS} pin as possible and avoid placing the bypass capacitors near the HSP1/HSP2 traces.
2. The differential characteristic impedance of HSP1 and HSP2 traces is suggested to be 90Ω , and it's better to shield HSP1 and HSP2 traces by ground planes.
3. Route the high-speed USB signals using a minimum of vias and corners which reduces signal reflections and impedance changes. Place the high-speed lines as straight as possible, and avoid any sharp bends as possible to reduce EMI coupling.
4. Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.
5. Avoid stubs on the high-speed USB signals because they cause signal reflections.
6. Route all high-speed USB signal traces over continuous GND planes, with no interruptions.
7. Keep the high-speed lines trace in the same layer.
8. LSP1,LSP2 channels support $\pm 1A$ current, the PCB routing lines should be as wide as possible.

awinic Confidential

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
179.00	9.00	1.37	1.94	0.69	2.00	4.00	4.00	8.00	Q1


PACKAGE DESCRIPTION



Top View






Side View



Bottom View

Unit: mm

LAND PATTERN DATA



Unit: mm

REVISION HISTORY

Version	Date	Change Record
V1.0	May.2019	First version
V1.1	Sep.2019	Update V _{CLAMPH} , V _{CLAMP} , V _{CLAMPL} ,
V1.2	Sep.2020	Update UVLO_H low limit, RON_FLAT

awinic Confidential

DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.