

## FEATURES

- Input voltage range: 3V to 40V
- AEC-Q100 qualified
- Ultra-low quiescent current <math><6\mu\text{A}</math>
- Low dropout voltage: 200mV @ 100mA
- Maximum output current: 300mA Ultra-low power sleep mode
- Shutdown current <math><1\mu\text{A}</math>
- High PSRR 60dB @ 100Hz
- Enable Pin (EN) withstand voltage: 40V
- Overcurrent protection, short-circuit protection
- Virtual junction temperature range: -40°C to 150°C
- Thermal shutdown and automatic restart recovery
- Built-in soft start
- Support EMSOP8 and SOT89-5 packages

## DESCRIPTION

The SIT14503Q series is a low dropout linear regulator (LDO) with ultra-low quiescent current and a wide input voltage range of 3V to 40V. SIT14503Q series provide fixed output of 3.3V and 5V or adjustable outputs from 0.65V to 24V, providing load currents up to 300mA. The quiescent current of the SIT14503Q series is less than 1 $\mu\text{A}$  when disabled and less than 6 $\mu\text{A}$  at light loads. It can be applied to the power management of automotive electronics, industrial control system and wide voltage battery power supply system.


**PIN CONFIGURATION**

**Figure 1 Pin configuration**
**PIN DESCRIPTION**

Table 1 EMSOP8 package pin description

Pin	Symbol	Pin description
1	VIN	Input power-supply voltage pin.
2	EN	Enable pin. The device is disabled when the enable pin becomes lower than the enable logic input low level ( $V_{IL}$ ). Do not leave this pin floating because this pin is high impedance. If left floating, this pin may cause the device to enable or disable.
3	NC	NC pin. This pin can either be left floating or connected to GND.
4	GND	Ground pin. Connect this pin to the thermal pad with a low-impedance connection.
5	GND/NC	Ground pin. Connect this pin to the thermal pad with a low-impedance connection or not connected.
6	GND/NC	Ground pin. Connect this pin to the thermal pad with a low-impedance connection or not connected.
7	FB/NC	Feedback pin or NC pin. This pin can either be left floating or connected to GND.
8	OUT	Regulated output voltage pin.

Table 2 SOT89-5 package pin definition

Pin	Symbol	Pin description
1	OUT	Regulated output voltage pin.
2	GND	Ground pin. Connect this pin to the thermal pad with a low-impedance connection.
3	EN	Enable pin. The device is disabled when the enable pin becomes lower than the enable logic input low level ( $V_{IL}$ ). Do not leave this pin floating because this pin is high impedance. If left floating, this pin may cause the device to enable or disable.
4	GND	Ground pin. Connect this pin to the thermal pad with a low-impedance connection.
5	VIN	Input power-supply voltage pin.

Note: for all packages, it is recommended that the thermal pad is soldered to board ground.


**FUNCTIONAL BLOCK DIAGRAM**

Figure 2 Internal block diagram of SIT14503Q fixed output series

**FEATURE DESCRIPTION****1 Overview**

The SIT14503Q series is a low dropout linear regulator (LDO) with ultra-low quiescent current and a wide input voltage range of 3V to 40V. The quiescent current of the SIT14503Q series is less than 1 $\mu$ A when disabled and less than 6 $\mu$ A at light loads.

The SIT14503Q series provide fixed output of 3.3V and 5V or adjustable outputs from 0.65V to 24V. The adjustable output voltage version uses an external resistance feedback, with a typical FB pin feedback voltage of 0.65V. The SIT14503Q can provide a load current of up to 300mA.

The SIT14503Q series features built-in protection against overcurrent, thermal shutdown and automatic restart.

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min.	Max.	Unit
Input voltage	VIN	-0.3	42	V
Enable voltage	EN	-0.3	VIN	V
Feedback voltage	FB	-0.3	6	V
Output voltage	OUT	-0.3	VIN	V
Delay	DELAY	-0.3	6	V
Output capacitance	Cout	4.7	100	$\mu$ F
Ambient temperature	T <sub>amb</sub>	-40	125	°C
Virtual junction temperature	T <sub>j</sub>	-40	150	°C
Storage temperature	T <sub>stg</sub>	-55	150	°C

Note: The maximum limit parameters mean that exceeding these values may cause irreversible damage to the device. Under these conditions, it is not conducive to the normal operation of the device. The continuous operation of the device at the maximum allowable rating may affect the reliability of the device. The reference point for all voltages is ground.

**DC CHARACTERISTICS**

Unless otherwise stated, specified at  $-40^{\circ}\text{C} \leq T_{\text{amb}} \leq 125^{\circ}\text{C}$ . Typical values are all at  $V_{\text{IN}}=14\text{V}$ ,  $C_{\text{out}} = 10\mu\text{F}$ ,  $T_{\text{amb}}=25^{\circ}\text{C}$ .


Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>SUPPLY VOLTAGE AND CURRENT</b>						
$V_{\text{IN}}$	Input voltage		3		40	V
$I_{(\text{SD})}$	Shutdown current	EN=0, $V_{\text{IN}}=14\text{V}$		1	3	$\mu\text{A}$
$I_{(\text{Q})}$	Quiescent current	EN=5, $V_{\text{IN}}=14\text{V}$ $I_{\text{OUT}}=0\text{A}$		6	15	$\mu\text{A}$
<b>ENABLE INPUT (EN)</b>						
$V_{\text{IL}}$	Logic input low level				0.7	V
$V_{\text{IH}}$	Logic input high level		2			V
$I_{\text{EN}}$	EN pin input current	EN=5V		0.1	0.5	$\mu\text{A}$
<b>REGULATED OUTPUT</b>						
$V_{\text{OUT}}$	Output voltage (fixed output version)	$V_{\text{IN}} = \text{OUT} + V_{(\text{Dropout})}$ to 40 V, $I_{\text{OUT}} = 1\text{mA to } I_{\text{MAX}}$	-2		2	%
$V_{(\text{Line-Reg})}$	Line regulation	$V_{\text{IN}} = 6\text{ V to } 40\text{ V}$ , $I_{\text{OUT}} = 10\text{ mA}$			20	mV
$V_{(\text{Load-Reg})}$	Load regulation	$V_{\text{IN}} = 14\text{ V}$ , $I_{\text{OUT}} = 1\text{ mA to } I_{\text{MAX}}$			50	mV
<b>DROP OUT</b>						
$V_{(\text{Dropout})100\text{mA}}$	Dropout voltage	OUT=5V, $I_{\text{OUT}}=100\text{mA}$		210	390	mV
		OUT=3.3V, $I_{\text{OUT}}=100\text{mA}$			450	
$V_{(\text{Dropout})200\text{mA}}$	Dropout voltage	OUT=5V, $I_{\text{OUT}}=200\text{mA}$		420	780	mV
		OUT=3.3V, $I_{\text{OUT}}=200\text{mA}$		475	900	
$V_{(\text{Dropout})300\text{mA}}$	Dropout voltage	OUT=5V, $I_{\text{OUT}}=300\text{mA}$		630	1170	mV
		OUT=3.3V, $I_{\text{OUT}}=300\text{mA}$		730	1350	
Feedback voltage						
$V_{\text{FB}}$	Feedback voltage		0.637	0.65	0.663	V
$I_{\text{FB}}$	Feedback voltage leakage current	$V_{\text{FB}}$	-0.1	0	0.1	$\mu\text{A}$
<b>OVER CURRENT PROTECTION</b>						
$I_{(\text{CL})-300\text{mA}}$	Output overcurrent limit			600		mA
<b>PSRR</b>						


Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
PSRR	Power supply rejection ratio	$I_{OUT}=10\text{ mA}$ , frequency=100 Hz, $C_{OUT}=4.7\text{ }\mu\text{F}$		60 <sup>(1)</sup>		dB
<b>THERMAL SHUTDOWN</b>						
$T_{(SD)}$	Junction shutdown temperature			175 <sup>(1)</sup>		°C
$T_{(REC)}$	Overtemperature recovery			155 <sup>(1)</sup>		°C






Note <sup>(1)</sup>: guaranteed by designed, not tested in production.

### ESD PERFORMANCE


Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
$V_{ESD}$	HBM				±3	kV
	CDM				±750	V

**TYPICAL CHARACTERISTIC**






**TYPICAL WAVEFORM**

 EN=L→H @  $V_{in}=14V$ ,  $V_{out}=5V$ ,  $R_{load}=16\Omega$ 

 EN=H→L @  $V_{in}=14V$ ,  $V_{out}=5V$ ,  $R_{load}=16\Omega$ 

 Power-Up @  $V_{in}=V_{EN}=14V$ ,  $V_{out}=5V$ ,  $R_{load}=16\Omega$ 

 Power-OFF @  $V_{in}=14V$ ,  $V_{out}=5V$ ,  $R_{load}=16\Omega$ 


Short Circuit Entry @ no load




Short Circuit Recovery @ no load







**TYPICAL APPLICATION**


Note: calculate the value for  $V_{out}$  using the following equation:  $V_{OUT} = \left(1 + \frac{R_1}{R_2}\right) \times V_{FB}$ , it is recommended the  $R_2=650k\Omega \pm 1\%$ , and the temperature coefficient is less than 100 ppm.

**Figure 3 SIT14503Q application diagram**

**Figure 4 SIT14503Q simplest application diagram**





**EMSOP8 DIMENSION**
**PACKAGE SIZE**

Symbol	Min./mm	Typ./mm	Max./mm
A	-	-	1.10
A1	0.05	-	0.15
A2	0.75	0.85	0.95
A3	0.30	0.35	0.40
b	0.28	-	0.36
c	0.15	-	0.19
D	2.90	3.00	3.10
D2	1.80REF		
E	4.70	4.90	5.10
E1	2.90	3.00	3.10
E2	1.55REF		
e	0.65 BSC		
L	0.40	-	0.70
L1	0.95REF		
$\theta$	0°	-	8°



**SOT89-5 DIMENSION**
**PACKAGE SIZE**

Symbol	Min./mm	Typ./mm	Max./mm
A2	1.40	1.50	1.60
b	0.38	-	0.46
c	0.38	-	0.42
a	0.46	-	0.56
D	4.40	4.50	4.60
D1	1.62	-	1.83
E	3.95	3.90	4.25
E1	2.40	2.50	2.60
e	1.50BSC		
L	0.89	-	1.20
L1	1.05REF		



**THERMAL INFORMATION**


Symbol	Parameter	Package	Value	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance	EMSOP8	67	°C/W
		SOT89-5	50	°C/W
$R_{\theta JC}$	Junction-to-Case Thermal Resistance	EMSOP	40	°C/W
		SOT89-5	44	°C/W

Note: According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board.

**ORDERING INFORMATION**

Type number	Output voltage	Output current	Package	MSL	Packing
SIT14503QU	5V	300mA	EMSOP8	MSL 3	Tape and reel
SIT14333QU	3.3V	300mA	EMSOP8	MSL 3	Tape and reel
SIT14AJ3QU	adjustable	300mA	EMSOP8	MSL 3	Tape and reel
SIT14503QS	5V	300mA	SOT89-5	MSL 3	Tape and reel
SIT14333QS	3.3V	300mA	SOT89-5	MSL 3	Tape and reel

2500 pieces/disc in taped packages.

**REFLOW SOLDERING**


Parameter	Lead-free soldering conditions
Ave ramp up rate ( $T_L$ to $T_P$ )	$3^\circ\text{C/second max}$
Preheat time $t_s$ ( $T_{smin}=150^\circ\text{C}$ to $T_{smax}=200^\circ\text{C}$ )	60-120 seconds
Melting time $t_L$ ( $T_L=217^\circ\text{C}$ )	60-150 seconds
Peak temp $T_P$	$260-265^\circ\text{C}$
$5^\circ\text{C}$ below peak temperature $t_p$	30 seconds
Ave cooling rate ( $T_P$ to $T_L$ )	$6^\circ\text{C/second max}$
Normal temperature $25^\circ\text{C}$ to peak temperature $T_P$ time	8 minutes max

**Important statement**

SIT reserves the right to change the above-mentioned information without prior notice.

**REVISION HISTORY**

Version number	Data sheet status	Revision date
V1.0	Initial version.	September 2023
V1.1	Deleted product appearance; Deleted PG function; Deleted product information about ESOP8 package; Added fixed output voltage of 3.3V; Updated load regulation $V_{(Load-Reg)}$ ; Added MSL; Updated ordering information.	July 2024
V1.2	Added AEC-Q100 qualified.	October 2024
V1.3	Completed the EMSOP 8package dimension information for D2 and E2; Updated the minimum value of $C_{out}$ . Added the maximum value of $C_{out}$ .	July 2025