


1. DESCRIPTION

The XD74LS73 contains two independent negative-edge-triggered flip-flops.


The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the Q output high.

2. PIN CONFIGURATIONS




INPUTS				OUTPUTS	
$\overline{\text{CLR}}$	CLK	J	K	Q	$\overline{Q}$
L	X	X	X	L	H
H	↓	L	L	Q_0	$\overline{Q_0}$
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	
H	H	X	X	Q_0	$\overline{Q_0}$

3. LOGIC DIAGRAM



4. SCHEMATICS OF INPUTS AND OUTPUTS



5. ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTES)

Supply voltage, V_{CC} (see Note 1).....	7V
Input voltage, V_I : 74LS73.....	7V
Operating free-air temperature range: DIP package.....	0°C to 70°C
Storage temperature range, T_{stg}	-65°C to 150°C

NOTES: 1. Voltage values, except inter-emitter voltage, are with respect to the network ground terminal.
2. This is the voltage between two emitters of a multiple-emitter transistor.

6. RECOMMENDED OPERATING CONDITIONS

			74LS73			UNIT
			MIN	NOM	MAX	
V _{CC}	Supply voltage		4.75	5	5.25	V
V _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage					V
I _{OH}	High-level output current				0.8	mA
I _{OL}	Low-level output current				-0.4	mA
f _{clock}	Clock frequency		0		8	MHz
t _w	Pulse duration	CLK high	20		30	ns
		CLR low	20			
t _{su}	Set up time-before CLK↓	Data high or low	20			ns
		CLR inactive	20			
t _h	Hold time-data after CLK↓		0			ns
T _A	Operating free-air temperature		0		70	°C

7. ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR RANGE (UNLESS OTHERWISE NOTED)

PARAMETER		TEST CONDITIONS†	74LS73			UNIT
			MIN	TYP‡	MAX	
V _{IK}		V _{CC} = MIN, I _I = -18 mA	-1.5			V
V _{OH}		V _{CC} = MIN, V _{IH} = 2 V, I _{OH} = 4mA	2.7	3.4		V
V _{OL}		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} MAX I _{OL} = 8mA	0.25		0.4	V
				0.35	0.5	
I _I	J or K	V _{CC} = MAX, V _I = 7 V	0.1			mA
	CLR		0.3			
	CLK		0.4			
I _{IH}	J or K	V _{CC} = MAX, V _I = 2.7 V	20			μA
	CLR		60			
	CLK		80			
I _{IL}	J or K	V _{CC} = MAX, V _I = 0.4 V	-0.4			mA
	CLR or CLK		-0.8			
I _{OS} §		V _{CC} = MAX	-20		-100	mA
I _{CC} (Total)		V _{CC} = MAX		4	6	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time.

8. SWITCHING CHARACTERISTICS,VCC = 5 V, TA = 25°C

PARAMETER	FROM(INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			C _L =15 pF,R _L =2kΩ, See Note 3	30	45		MHz
t _{PLH}	$\overline{\text{CLR}}$ or CLK	Q or $\overline{\text{Q}}$			15	20	ns
t _{PHL}					15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

9. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD74LS73	XD74LS73	DIP14	19.05 * 6.35	-0 to 70	MSL3	Tube 25	1000

10. DIMENSIONAL DRAWINGS

