

FEATURES

- 2.7V to 17V Input Range with External 3.3V Bias
- 3.5V to 17V Input Range without External Bias
- Output Voltage Range: 0.6 V to 5.5 V
- $0.6V \pm 1\%$ Voltage Reference from -40°C to $+125^{\circ}\text{C}$ Junction Temperature Range
- COT Control for Ultra-fast Load-step Response
- Supports All Ceramic Output Capacitors
- Selectable FCCM or PSM Operation at Light Load
- Selectable Operation Switching Frequency (660kHz/1100kHz/2200kHz)
- Non-Latch for OCP, OVP, UVP, UVLO, and OTP Faults
- Open-drain Power-good Output
- Enable Control
- Programmable Soft-Start Time
- Programmable Valley Current Limit Level
- Monotonic Start-Up into Pre-Biased Outputs
- Output Voltage Tracking
- Compact 2mm $\times$ 3mm, 14-pin FCQFN Package (Pin Pitch 0.5mm)
- RoHS Compliant and Halogen Free

APPLICATIONS

- Server, Storage and Network Equipment
- Telecom Infrastructure
- Point of Load (POL) Power Modules
- High Density DC-DC Converters

DESCRIPTION


The XPC2449 is a high-performance, synchronous step-down converter that can deliver up to 6A output current with an input supply voltage range of 3.5V to 17V. The device integrates low $R_{DS(ON)}$ power MOSFETs, accurate $0.6V \pm 1\%$ reference over the full operating junction temperature range and an integrated diode for bootstrap circuit to offer a very compact solution.

The XPC2449 adopts Constant On-Time control architecture that provides ultrafast transient response and further reduces the external-component count. In steady states, this part operates in nearly constant switching frequency over line, load and output voltage ranges and makes the EMI filter design easier.

The device offers a variety of functions for more design flexibility. The selectable switching frequency, current limit level and PWM operation modes makes the XPC2449 easy-to-use over wide application range. Independent enable control input pin and power good indicator are also provided for easy sequence control. To control the inrush current during the startup, the device provides a programmable soft start-up by an external capacitor connected to the SS/TR pin. Fully protection features are also integrated in the device including the cycle-by-cycle current limit, OVP, UVP, input UVLO and OTP.

The XPC2449 is available in a thermally enhanced QFN-14L 2x3 (FC) package.

TYPICAL APPLICATION CIRCUIT



Notes:

- 1) All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC bias.

Table 1. Suggested Component Selections for the Application of 660kHz

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	L1(μH)	C _{OUT_MIN} (μF)	C _{OUT_TYPICAL} (μF)	C _{FF} (pF)
1.2	10	10	1	174	282	330
1.8	20		1.5	174	282	330
3.3	45.2		2.2	174	282	220
5	73.2		3.3	174	282	220

Table 2. Suggested Component Selections for the Application of 1100kHz

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	L1(μH)	C _{OUT_MIN} (μF)	C _{OUT_TYPICAL} (μF)	C _{FF} (pF)
1.2	10	10	0.68	174	282	330
1.8	20		1	174	282	330
3.3	45.2		1.5	174	282	220
5	73.2		2.2	174	282	220

Table 3. Suggested Component Selections for the Application of 2200kHz

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	L1(μH)	C _{OUT_MIN} (μF)	C _{OUT_TYPICAL} (μF)	C _{FF} (pF)
1.2	10	10	0.33	174	282	330
1.8	20		0.47	174	282	330
3.3	45.2		0.68	174	282	220
5	73.2		1.0	174	282	220

Table 4. Suggested Inductors for Typical Application Circuit

Inductance (μH)	Part No.	I _{SAT} (A)	DCR (mΩ)	Dimensions (mm)	Component Supplier
0.22	744373460022	54	2.8	7.3 x 6.6 x 2.8	WE-LHMI
0.33	744373460033	47	3.9	7.3 x 6.6 x 2.8	WE-LHMI
0.47	744373460047	38	4.2	7.3 x 6.6 x 2.8	WE-LHMI
0.68	744373460068	32	5.5	7.3 x 6.6 x 2.8	WE-LHMI
1	74437346010	29	10	7.3 x 6.6 x 2.8	WE-LHMI
1.5	74437346015	28	15	7.3 x 6.6 x 2.8	WE-LHMI
2.2	74437346022	19	20	7.3 x 6.6 x 2.8	WE-LHMI
3.3	744311330	11	17.2	7 x 6.9 x 3.8	WE-HCI

Table 5. Suggested Capacitor for Typical Application Circuit

Capacitance (μF)	Part No.	Case Size	Component Supplier
47	GRM31CR60J476ME19L	1206	Murata
10	GRM31CR71E106KA12L	1206	Murata
4.7	GRM31CR71H475KA12	1206	Murata

REVISION HISTORY

Release	Rev	Changes	Date
Release	1.0	Initial release	8/20/2024

ORDERING INFORMATION


Part Number	Output Current (A)	Top Marking	MPQ
XPC2449Q14R	6	2449	3,000

MPQ = Minimum Packaging Quantity.

For production orders greater than MPQ, the order must be a multiple of MPQ per package size above.

PIN Configuration and Description

TOP VIEW



QFN-14 2x3 (FC)

Pin Configuration

Pin	Name	Description
1, 14	PGND	The power GND of the controller circuit and the regulated output voltage. Use wide PCB traces to make the connections.
2, 11	SW	Switch node. Output switching state between high-side MOSFET and low-side MOSFET of the power converter. Connect SW pin to the external inductor and bootstrap capacitor.
3	VIN	Power input voltage. Support 3.5V to 17V input voltage. It is suggested to place decoupling input capacitors as close to the VIN and PGND pins as possible.
4	RLIM	Valley current limit setup pin. Connect a resistor from this pin to AGND to set the valley current limit value. At least $\pm 1\%$ resistor is required.
5	EN	Enable control input. A logic-high enables the converter; however, a logic-low forces the device into shutdown mode. Do not leave this pin floating.
6	FB	Feedback voltage input. The pin is used to set the output voltage of the converter via a resistor divider. It is suggested to place the FB resistor divider as close to the FB pin as possible.
7	AGND	Analog ground. Reference point for the internal control circuit. AGND and PGND are connected with a short trace and at only one point to reduce circulating currents.
8	SS/TR	Soft-start and tracking control input. Connecting a ceramic capacitor from this pin to AGND programs the soft-start time. The internal minimum start-up time is 2.2ms (typ.). A minimum capacitor of 22nF on this pin is required. For the tracking function, the device can track the pin voltage as the reference for tracking applications because the SS/TR pin voltage can override the internal reference voltage.
9	PGOOD	Open-drain, power-good indication output. It is pulled low if the feedback voltage is out of the Power-Good voltage threshold, IC shutdown from fault state and EN goes low, and before the soft-start is finished. A pull-up resistor of 10k Ω to 100k Ω is recommended if this function is used.
10	BOOT	Bootstrap capacitor connection node to supply the high-side gate driver. Connect a 0.1 μ F, X7R ceramic capacitor between this pin and SW pin.
12	MODE	Mode selection setup pin. The mode pin can be set to force continuous conduction mode (FCCM) or pulse skipping mode (PSM) for high light-load efficiency, and the operation switching frequency. At least $\pm 1\%$ resistor is required.
13	VCC	3V internal LDO output. An external DC voltage source 3.3V $\pm 5\%$ can be connected to this pin for less power losses on the internal LDO and supply both the internal circuitry and gate driver. Connect a

4.7 μ F, X7R ceramic capacitor as close to the VCC pin as possible. It is not recommended to connect VCC to supply other rails.

Absolute Maximum Ratings ⁽¹⁾

Parameter	Min	Max	Units
Supply Input Voltage, VIN	-0.3	18	V
Enable Pin Voltage, EN	-0.3	6	V
SW	-0.3	18.3	V
SW (25ns transient)	-5	25	V
VIN-SW	-0.3	18	V
BOOT	-0.3	24	V
BOOT-SW	-0.3	6	V
VCC	-0.3	6	V
All Other Pins	-0.3	6	V
Lead Temperature (Soldering, 10 sec.)		260	°C
Junction Temperature		150	°C
Storage Temperature Range	-65	150	°C
ESD Susceptibility HBM (Human Body Model)	2		kV

RECOMMENDED OPERATING CONDITIONS ⁽²⁾

Parameter	Symbol	Min	Max	Units
VIN without external 3.3V bias	VIN	3.5	17	V
VIN with external 3.3V bias		2.7	17	V
Output Voltage	VOUT	0.6	5.5	V
External VCC bias	VCC_EXT	3.12	3.6	V
Junction Temperature Range	TOJ	-40	+125	°C

Thermal Information⁽³⁾

Junction to ambient thermal resistance is a function of board layout and ambient air flow condition. This data is based on four-layer XPC2449 EVB in still air box in accordance with JEDEC standard JESD51 on natural convection.

Parameter	Symbol	Typ	Units
Junction-to-Ambient Thermal Resistance, QFN-14 2x3	θ_{JA}	65	°C/W
Junction-to- Case (top) Thermal Resistance, QFN-14 2x3	$\theta_{JC(top)}$	45	°C/W
Junction-to- Case (bottom) Thermal Resistance, QFN-14 2x3	$\theta_{JC(bottom)}$	4.0	°C/W

⁽¹⁾ Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

⁽²⁾ The device is not guaranteed to function outside its operating conditions.

⁽³⁾ θ_{JA} is measured in the natural convection at $T_A = 25^\circ\text{C}$ on a Four-layer Evaluation Board. $\theta_{JC}(\text{top})$ is measured at the top of the package.

ELECTRICAL SPECIFICATIONS







VIN = 12V, $T_J = -40^\circ\text{C}$ to 125°C , unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Supply Current						
VIN Shutdown Current	I_{SD}	$T_J = 25^\circ\text{C}$, $V_{EN} = 0\text{V}$		6		μA
VIN Quiescent Current	I_Q	$T_J = 25^\circ\text{C}$, $V_{EN} = 2\text{V}$, non-switching		1100	1300	μA
Logic Threshold						
EN Threshold Voltage	V_{EN_R}	V_{EN} Rising	1.17	1.23	1.27	V
EN Threshold Hysteresis	V_{EN_HYS}			200		mV
EN Pull-Down Current	I_{PD_EN}	$V_{EN} = 2\text{V}$		0.5		μA
VFB Voltage						
FB Voltage	VFB		0.594	0.6	0.606	V
Switching Frequency						
Switching Frequency	fsw1	$R_{MODE}=60.4\text{k}\Omega$, $I_{OUT} = 0\text{A}$, $V_{OUT} = 1.8\text{V}$	540	660	780	kHz
	fsw2	$R_{MODE}=0\Omega$, $I_{OUT} = 0\text{A}$, $V_{OUT} = 1.8\text{V}$	930	1100	1250	kHz
	fsw3	$R_{MODE}=30.1\text{k}\Omega$, $I_{OUT} = 0\text{A}$, $V_{OUT} = 1.8\text{V}$	1900	2200	2500	kHz
Internal MOSFET						
High Side ON Resistance	$R_{DS(ON)_H}$	$T_J = 25^\circ\text{C}$, $V_{CC} = 3\text{V}$		22		mOhm
Low Side ON Resistance	$R_{DS(ON)_L}$	$T_J = 25^\circ\text{C}$, $V_{CC} = 3\text{V}$		8		mOhm
On-Time Timer Control						
Minimum On-Time	t_{ON_MIN}	$T_J = 25^\circ\text{C}$			50	ns
Minimum Off-Time	t_{OFF_MIN}	$T_J = 25^\circ\text{C}$			180	ns
Soft-Start and Tracking						
Soft-Start Time	t_{SS}	Internal soft-start time		2		ms
Soft-Start Charge Current	I_{SS_CHG}	$V_{SS}/TR = 0\text{V}$		15		μA
Soft-Start Discharge Current	I_{SS_DISCHG}	$V_{SS}/TR = 0.7\text{V}$		6		μA
Current Limit						
Current Limit Voltage Threshold	V_{LIM}	$T_J = 25^\circ\text{C}$, valley current		1.2		V
I_{CS} to I_{OUT} Ratio	$G_{CS} (I_{CS}/I_{OUT})$	$I_{OUT} \geq 2\text{A}$		40		$\mu\text{A/A}$
Low-Side Switch (Valley) Current Limit	I_{LIM_L}	$T_J = 25^\circ\text{C}$, valley current, $R_{LIM} = 3.75\text{k}\Omega$		8		A
Low-Side Negative Current-Limit	I_{LIM_NEG}	$T_J = 25^\circ\text{C}$, valley current		-8		A
UVLO						
UVLO Rising Threshold	V_{UVLO_R}	V_{IN} rising, $V_{CC_EXT} = 3.3\text{V}$	2.1	2.5	2.7	V


VIN = 12V, Tj = -40°C to 125°C, unless otherwise specified.

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
UVLO Hysteresis	V _{UVLO_HYS}	V _{IN} hysteresis		500		mV
LDO Output						
LDO Output Voltage	V _{CC}	I _{VCC} = 1mA	2.88	3	3.18	V
V _{CC} UVLO Rising Threshold	V _{CC_UVLO_R}	LDO rising	2.65	2.8	2.95	V
V _{CC} Hysteresis	V _{CC_UVLO_HYS}	LDO hysteresis		300		mV
LDO Output Current Limit	I _{LIM_LDO}			100		mA
Power Good						
Power Good Threshold	V _{TH_PGLH1}	VFB rising threshold, PGOOD from low to high (GOOD)	89.5	92	95.5	%V _{FB}
	V _{TH_PGHL1}	VFB falling hysteresis, PGOOD from high to low (FAULT)	113	115	119	%V _{FB}
	V _{TH_PGLH2}	VFB rising threshold, PGOOD from high to low (FAULT)	102	105	109	%V _{FB}
	V _{TH_PGH2}	VFB falling hysteresis, PGOOD from low to high (GOOD)	77	80	83	%V _{FB}
Power-Good Output Low Level Voltage	V _{PG_L_100}	TJ = 25°C, VIN & VCC & VEN = 0V, PGOOD Pull up to 3.3V bias		650	850	mV
	V _{PG_L_10}	TJ = 25°C, VIN & VCC & VEN = 0V, PGOOD Pull up to 3.3V bias		800	1000	mV
Power-Good Delay	t _{PGDLY_LH}	TJ = 25°C, V _{TH_PGLH1} and V _{TH_PGLH2} , PGOOD from low to high (GOOD)	0.6	0.8	1.0	ms
Output Under-Voltage and Over-Voltage Protections						
Output OVP Threshold	V _{OVP}	OVP detect	113	116	119	%V _{FB}
Output UVP Threshold	V _{UVP}	UVP detect	77	80	83	%V _{FB}
Over Temperature Protection						
Thermal Shutdown	T _{sd}			160		°C
Thermal Shutdown Hysteresis	ΔT _{sd}			20		°C
Output Discharge Resistance						
Output Discharge Resistor	R _{DISCHG}	V _{EN} = 0V or Protection triggered		80	150	Ohm


TYPICAL PERFORMANCE AND OPERATING CHARACTERISTICS




Power On from VIN




Power Off from VIN




Power On from EN



Power Off from EN



MODE SETTING




MODE Connection

Table 6. MODE Setting

Mode Pin Connections		Light Load Mode	Switching Frequency (kHz)
RM1 (kohm)	RM2 (kohm)		
0	No connection	PSM	1100
No connection	243	PSM	2200
No connection	121	PSM	660
No connection	60.4	FCCM	660
No connection	30.1	FCCM	2200
No connection	0	FCCM	1100

FUNCTIONAL DESCRIPTION



XPC2449 Block diagram

Operation

The XPC2449 is a high efficiency synchronous step-down converter utilizing the proprietary Constant On-Time control architecture. The ultra-fast COT control enables the use of small inductance and capacitance to save the PCB size.

During normal operation, the internal high-side power switch (HSFET) turns on for a fixed interval determined by a one-shot timer at the beginning of each clock cycle. When the HSFET turns off, the low-side power switch (LSFET) turns on. Due to the output capacitor ESR, the voltage ripple on the output has a similar shape to the inductor current. Through the feedback resistor network, this voltage ripple is compared with the internal reference. When the minimum off-time one-shot (180ns, max.) has timed out and the inductor current is below the current limit threshold, the one-shot is triggered again if the feedback voltage falls below the internal V_{REF} (0.6V, typ.).

The XPC2449 supports stable operation with all low-ESR output capacitors (such as ceramic capacitor and low ESR polymer capacitor). The advanced COT control architecture also features excellent transient response, further improving the output variation during high-frequency load transients, especially when a load suddenly increases. The conventional COT controller implements the on-time to be inversely proportional to input voltage and directly proportional to the output voltage to achieve pseudo-fixed frequency over the input voltage range. However, even with defined input and output voltages, a fixed ON-time means that the frequency has to increase at higher load levels to compensate for the power losses in the MOSFETs and the inductor. The advanced COT control further adds a frequency locked loop system, which slowly adjusts the ON-time to compensate for the power losses without influencing the fast transient behavior of the COT topology.

Power and Bias Supply

The VIN pins on the XPC2449 are used to supply voltage to the drain terminal of the internal HSFET. These pins also supply bias voltage for an internal regulator that generates 3V at VCC. The voltage on VCC pin is used for internal chip bias and gate drive for the LSFET. The gate drive for the HSFET is supplied by a floating supply (C_{BOOT}) between the BOOT and SW pins, which is charged by an internal synchronous diode from VCC. In addition, an internal charge pump maintains the CBOOT voltage is sufficient to turn-on the HSFET.

To improve efficiency and limit power dissipation in the VIN, an external voltage that is above the LDO's internal output voltage can override the internal LDO. When using an external bias on the VCC rail, any power-up and power-down sequencing can be applied but it is important to understand that if there is a discharge path on the VCC rail that can pull a current higher than the internal LDO's current limit from the VCC, then the VCC drops below the UVLO falling threshold and thereby

shutting down the output of the XPC2449.

Enable, Start-Up, Shutdown and UVLO

The XPC2449 implements Under-Voltage Lock Out protection (UVLO) to prevent operation without fully turning on the internal power MOSFETs. The UVLO monitors the internal VCC regulator voltage. When the VCC voltage is lower than UVLO threshold voltage, the device stops switching. UVLO is a non-latching protection.

The EN pin is provided to control the device to turn on and turn off. When EN pin voltage is above the turn-on threshold (V_{ENH}), the device starts switching and when the EN pin voltage falls below the turn-off threshold (V_{ENL}) it stops switching. When floated, the EN pin of the XPC2449 is internally pulled down to the ground.

When appropriate voltages are present on the VIN, VCC, and EN pins, the XPC2449 will begin switching and initiate a soft-start ramp of the output voltage. An internal soft-start ramp of 2.2ms will limit the ramp rate of the output voltage to prevent excessive input current during start-up. If a longer ramp time is desired, a capacitor can be placed between the SS/TR pin and the AGND pin. The SS/TR pin provides the source current to create a voltage ramp on the C_{SS} . If this external ramp rate is slower than the internal 2.2ms soft-start, the output voltage will be limited by the ramp rate on the SS/TR pin instead. However, if a longer soft-start time is desired, the device supports watchdog function for abnormal period of soft-start time. When it exceeds 10ms, it will activate output undervoltage protection. The typical external soft-start time can be calculated by the equation below.

$$C_{SS} \text{ (nF)} = \frac{t_{SS} \text{ (ms)} \times 15 \text{ (}\mu\text{A)}}{0.6\text{V}}$$

When the V_{EN} is lower than V_{EN_F} , the voltage of the SS/TR pin discharges to AGND.

Figure 1 below shows the typical power-up sequence of the XPC2449 when the voltage on the VIN and EN pins crosses the input UVLO rising threshold and EN input rising threshold. After the voltage on the VCC pin reaches the VCC undervoltage lockout rising threshold, the device will start switching if the voltage difference between the SS/TR pin and FB pin is equal to 300mV (i.e. $V_{SS/TR} - V_{FB} = 300\text{mV}$, typ.) after setting detection is completed. The SS/TR pin should never be left floated for soft-start control. After the VFB rises above the V_{TH_PGLH1} (91.5% of V_{REF} , typ.), the PGOOD pin will enter a high impedance state after delay time t_{PGDLY} (0.8ms, typ.).




Figure 1. Power Up Sequence

Voltage Tracking and External Reference

The XPC2449 can replace the internal voltage reference (V_{REF}) or track an external power rail by adding an external voltage signal to the SS/TR pin. The V_{FB} will track this signal, which ranges from 0.3V to 1.4V. During startup, it is essential to ensure that the SS/TR pin voltage reaches 600mV or higher for proper operation. The Power-Good Output function is activated if V_{REF} or an external voltage signal exceeds 550mV, and it is disabled if the external voltage signal at the SS/TR pin is lower than 500mV.

Pre-Bias

If there is a residual voltage on output voltage before startup, both of internal HSFET and LSFET are prohibited switching until the soft start ramp is higher than feedback voltage. When the soft start ramps cross above the feedback voltage, switching will begin and the output voltage will smoothly rise from the pre-biased level to its regulated target.

Light Load Operation

At low load current, the inductor current can drop to zero and become negative. This is detected by internal zero-current-detect circuitry which utilizes the LSFET $R_{DS(ON)}$ to sense the inductor current. The LSFET is turned off when the inductor current drops to zero, resulting in discontinuous operation (PSM). Both power MOSFETs remain off with the output capacitor supplying the load current until the feedback voltage falls below the feedback reference voltage. PSM operation maintains high efficiency at light load, while setting MODE to Forced PWM (FCCM) operation helps meet tight voltage regulation accuracy requirements.

BOOT UVLO

The BOOT UVLO circuit is implemented to ensure a sufficient voltage of BOOT capacitor for turning on the high side MOSFET at any conditions. The BOOT UVLO usually activates at extremely high conversion ratio or the higher VOUT application operates at very light load. With such conditions when the BOOT to SW voltage falls below $V_{BOOT_UVLO_F}$ (2.3V, typ.), the device turns on the BOOT recharge path (120ns, typ.) to charge the BOOT capacitor.

Power-Good Output

The PG00D pin is an open-drain power-good indicator which is connected to an external voltage source through a pull-up resistor. The power-good function is activated after soft-start is finished and is controlled by the feedback signal V_{FB} . During soft-start, V_{PG00D} is actively held low and only allowed to become high after soft start is finished. If V_{FB} rises above the V_{TH_PGLH1} (91.5% of the V_{REF} , typ.), the PG00D pin will be in high impedance and V_{PG00D} will be held high after a certain delay elapsed. When V_{FB} falls below the PG00D low threshold V_{TH_PGLH2} (80% of the V_{REF} , typ.) or exceeds V_{TH_PGLH1} (116% of the V_{REF} , typ.), the PG00D pin will be pulled low. For V_{FB} higher than V_{TH_PGLH1} , V_{PG00D} can be pulled high again if V_{FB} drops back to the PG00D high threshold V_{TH_PGLH2} (108% of the V_{REF} , typ.). Once being started-up, if any internal protection is triggered, the PG00D pin will be pulled low to GND. The internal open-drain pull-down device will pull the V_{PG00D} low. This is to prevent false flag operation for short excursions in output voltage, such as during line and load transients. The power-good indication profile is shown in figure2.




Figure 2. The Logic of PG00D

Over-current Limit (OCP)

The XPC2449 features cycle-by-cycle current-limit protection on low-side MOSFETs and the protection prevents the device from catastrophic damage due to in output short circuit, overcurrent, or inductor saturation.

The low-side MOSFET valley current-limit protection is achieved by measuring the inductor current through the low-side MOSFET and mirroring the R_{LIM} pin with the ratio of G_{CS} using a resistor during the low-side on-time. Once the inductor current through the low-side MOSFET is above the low-side MOSFET valley

current-limit threshold (I_{LIM_L}), the on-time one-shot will be inhibited until the inductor current ramps down to the I_{LIM_L} ; that is, another on-time can only be triggered when the inductor current goes below the I_{LIM_L} . The output current-limit threshold can be calculated as below:

$$RLIM(\Omega) = \frac{V_{LIM}}{G_{CS} \times \left\{ I_{LIM} - \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \times \frac{1}{2 \times L \times f_{SW}} \right\}}$$

Where $V_{LIM} = 1.2V$, $G_{CS} = 40\mu A/A$, and I_{LIM} is the desired output current limit (A).

Output Undervoltage Protection

The XPC2449 includes output undervoltage protection (UVP) against over-load or short-circuited condition by constantly monitoring the feedback voltage VFB. If the VFB drops below the undervoltage protection threshold VUVP (80% of the V_{REF} , typ.), the UV comparator will go high to turn off both the internal high-side and low-side MOSFETs. When the UVP condition remains for a period, a soft-start sequence for auto-recovery will be initiated.

If the fault condition is removed, the converter will resume normal operation; otherwise, such cycle for auto recovery will be repeated until the fault condition is cleared. Hiccup mode allows the circuit to operate safely with low input current and power dissipation, and then resumes normal operation as soon as the overload or short circuit condition is removed.

Negative Current Limit

The XPC2449 also monitors inductor current during the "ON" state of the low-side MOSFET to prevent too large negative current flowing through the low-side MOSFET. Once the negative current exceeds the low-side switch negative current-limit threshold I_{LIM_NEG} ($-8A$, typ.), the device turns off the low-side MOSFET for 700ns. This behavior can keep the valley of negative current at I_{LIM_NEG} to protect low-side MOSFET. Designers should choose appropriate inductance to avoid triggering I_{LIM_NEG} during normal operation.

Output Overvoltage Protection

The XPC2449 includes an output overvoltage protection (OVP) circuit to limit output voltage and minimize output voltage overshoot. If the VFB goes above the 116% of the V_{REF} , after the 15 μs OVP de-glitch time, the PGOOD pin remains low until the overvoltage condition is cleared. If the overvoltage condition still exists, the low-side MOSFET remains on until the low-side switch valley current reaches the negative current limit (I_{LIM_NEG}). Once reaching I_{LIM_NEG} , the low-side MOSFET is turned off temporarily around 700ns before it is turned on again.

Output Quick Discharge

The XPC2449 features Output Quick Discharge (OQD) to mitigate overshoot before triggering the output

overvoltage protection (OVP). When the VFB voltage exceeds 104% of the V_{REF} but remains below the OVP threshold (116%, typ.), OQD is activated. During OQD, the high-side MOSFET is off, while the low-side MOSFET remains on until it reaches $-4A$ (typ.) or the VFB voltage falls below 102%. Once the inductor current reaches $-4A$, the low-side MOSFET is briefly turned off for 700ns before being turned on again. This sequence is repeated until the VFB voltage falls below 102% of the V_{REF} . After completing 15 consecutive FCCM cycles, the XPC2449 exits the OQD. This OQD effectively reduces overshoot and ensures stable operation.

Output Voltage Discharge

When the XPC2449 is disabled by EN pin, UVLO or OTP, the device discharges the output capacitors (via SW pins) through an internal discharge resistor (80 Ω , typ.) connected to ground. This function prevents the reverse current from flowing the output capacitors to the input capacitors once the input voltage collapses. It does not need to rely on another active discharge circuit for discharging output capacitors. This function will be turned off when the fault condition is removed.


Over-Temperature Protection (OTP)

The XPC2449 includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds the over temperature protection threshold (160 $^{\circ}C$, typ.). Once the junction temperature cools down by the over temperature protection hysteresis (20 $^{\circ}C$, typ.), the XPC2449 will resume normal operation with a complete soft-start. Note that the over-temperature protection is intended to protect the device during momentary overload conditions. The protection is activated outside of the absolute maximum range of operation as a secondary fail-safe and therefore should not be relied upon operationally. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

Layout Guidelines

- A four-layer or six-layer PCB with maximum ground plane is recommended for good thermal performance.
- The traces of the main current paths should be kept wide and short.
- Place input capacitors as close to the VIN pins as possible.
- Place the VCC decoupling capacitor in close proximity to VCC pin.
- Place the bootstrap cap, CBOOT, as close to IC as possible.
- Place multiple vias under the device near VIN and PGND and near input capacitors to reduce parasitic inductance and improve thermal performance. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the XPC2449 to additional ground planes within the circuit board and on the bottom side.
- Keep analog components away from the SW and BOOT nodes to prevent noise pickup.
- Place the feedback components R1/R2/CFF nearby the IC and connect the feedback sense network behind via of output capacitor.

PHYSICAL DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010


Tolerance
± 0.050

MARKING AND REEL INFORMATION


Package Marking & PQ information

XPC2449Q14R Marking

Format:



Pin 1 located in Q1 direction in T&R



Remark:

Font: Arial

Logo of XINJI should be required and placed on assigned Logo position as upside illustration.

Trace-ability Code:

1. Manufacturing Location Code + Assembly lot#+Year Code+WK code Line 1

a) 1st digit: Assembly location code: 2

b) 2nd & 3rd digit: Assembly lot number

XX means serial number for traceability, either of the 2 characters can be replaced by “0-9, A-Z, a-z”

c) 4th digit: Year code:

Year Code 2020-2051

Year	Code
2020	0
2021	1
2022	2
2023	3
2024	4
2025	5
2026	7
2027	C

Year	Code
2028	D
2029	E
2030	F
2031	H
2032	I
2033	J
2034	K
2035	L

Year	Code
2036	N
2037	P
2038	R
2039	S
2040	T
2041	U
2042	V
2043	X

Year	Code
2044	Y
2045	Z
2046	b
2047	c
2048	d
2049	h
2050	i
2051	j

d)5th & 6th digit: Week code, 01 means the 1st Work Week base on XinJi's calendar.

2. Line2: Product Name Code:

Product Name	P/N Code	Remark
XPC2449Q14R	2449	

3. Packing: 3K/reel