

## Over-Voltage Protection Load Switch with Surge Protection

### Features

- Highly reliable FCQFN 1.6mm×1.2mm-12L package
- Surge protection
  - IEC 61000-4-5: 80V
- Integrated low  $R_{\text{dson}}$  nFET switch: typical 29mΩ
- 5A continuous current capability
- Default Over-Voltage Protection threshold
  - AWP32901C: 5.95V
- OVP threshold adjustable range: 4V to 24V
- Input system ESD protection
  - IEC 61000-4-2 Contact discharge: ±8kV
  - IEC 61000-4-2 Air gap discharge: ±15kV
- Input voltage: 29V<sub>DC</sub>
- Fast turn-off response: typical 50ns
- Over-Temperature Protection (OTP)
- Under-Voltage Lockout (UVLO)

### Applications

- Smartphones
- Tablets
- Charging Ports

### Typical Application Circuit




Figure 1 AWP329XXC Typical Application Circuit

$R_1$  and  $R_2$  are used for OVP threshold adjustment, to use default OVP threshold, connect OVLO to ground.

### General Description

AWP329XXC family OVP load switch features surge protection, an internal clamp circuit protects the device from surge voltages up to 80V.

AWP329XXC features an ultra-low 29mΩ (typ.)  $R_{\text{dson}}$  nFET load switch. When input voltage exceeds the OVP threshold, the switch is turned off very fast to prevent damage to the protected downstream devices. The IN pin is capable of withstanding fault voltages up to 29V<sub>DC</sub>.

The default OVP threshold is 5.95V (AWP32901C), the OVP threshold can be adjusted from 4V to 24V through external OVLO pin.

The device features an open-drain output ACOKB, when  $V_{\text{IN\_UVLO}} < V_{\text{IN}} < V_{\text{IN\_OVLO}}$  and the switch is on, ACOKB will be driven low to indicate a good power input, otherwise it is high impedance.

This device features over-temperature protection that prevents itself from thermal damaging.

## Pin Configuration And Top Mark




Figure 2 Pin Configuration and Top Mark

## Pin Definition

| No.        | NAME  | DESCRIPTION   |
|------------|-------|---|
| A1         | ENB   | Enable pin, active low  |
| B1         | ACOKB | Power good flag, active-low, open-drain output.<br>When $V_{IN\_UVLO} < V_{IN} < V_{IN\_OVLO}$ , ACOKB is pulled low, otherwise it's hi-Z state |
| C1         | OVLO  | OVP threshold adjustment pin  |
| C2, C3, B3 | IN    | Switch input and device power supply  |
| A2, A3, B2 | OUT   | Switch output   |
| A4, B4, C4 | GND   | Device ground   |

## Functional Block Diagram




Figure 3 Functional Block Diagram

## Typical Application Circuits




Figure 4 AWP329XXC Typical Application Circuit(Using Default OVP Threshold)




Figure 5 AWP329XXC Typical Application Circuit(Using External Resistors Set OVP Threshold)

### Notice for typical application circuits:

1. If VBUS is required to pass surge voltage greater than 80V, external TVS is needed, the maximum clamping voltage of the TVS should be below 32V.
2. When the default OVP threshold is used, connect OVLO pin to GND directly or through a 0Ω resistor. **OVLO pin cannot be left floating.**
3. If R<sub>1</sub> and R<sub>2</sub> are used to adjust the OVP threshold, it is better to use 1% precision resistors to improve the OVP threshold precision.
4. If ACOKB is not used, it can be left floating, or short to GND.
5. C<sub>IN</sub> = 0.1µF is recommended for typical application, larger C<sub>IN</sub> is also acceptable. The rated voltage of C<sub>IN</sub> should be larger than the TVS maximum clamping voltage, if no TVS is applied and only AWP329XXC is used, the rated voltage of C<sub>IN</sub> should be 50V.
6. C<sub>OUT</sub> = 1µF is recommended for typical application, larger C<sub>OUT</sub> is also acceptable. The rated voltage of C<sub>OUT</sub> should be larger than the OVP threshold. For example, if the OVP threshold is 5.95V, the rated voltage of C<sub>OUT</sub> should be 10V or higher.

## Ordering Information

| Part Number      | Temperature  | Package                      | Marking | Moisture Sensitivity Level | Environmental Information | Delivery Form                   |
|------------------|--------------|------------------------------|---------|----------------------------|---------------------------|---------------------------------|
| AWP3290<br>1CFCR | -40°C ~ 85°C | FCQFN<br>1.6mm×1.2mm<br>-12L | 8365    | MSL1                       | ROHS+HF                   | 4500 units/<br>Tape and<br>Reel |

Awinic Confidential

**Absolute Maximum Ratings** (NOTE 1)

| Symbol             | Parameter   | Condition  | Min. | Max.                    | Unit |
|--------------------|---|--|------|-------------------------|------|
| V <sub>IN</sub>    | Input voltage   |  | -0.3 | 29                      | V    |
| V <sub>OUT</sub>   | Output voltage  |  | -0.3 | See <sup>(NOTE 2)</sup> | V    |
| V <sub>OVLO</sub>  | OVLO voltage  |  | -0.3 | 6                       | V    |
| V <sub>ACOKB</sub> | ACOKB voltage   |  | -0.3 | 6                       | V    |
| V <sub>ENB</sub>   | ENB voltage   |  | -0.3 | 6                       | V    |
| I <sub>SW</sub>    | Continuous current of switch IN-OUT <sup>(NOTE 3)</sup> | Continuous current on IN and OUT pin                   |      | 5                       | A    |
| I <sub>PEAK</sub>  | Peak current  | Peak input and output current on IN and OUT pin(10ms)  |      | 8                       | A    |
| I <sub>DIODE</sub> | Continuous diode current                                | Continuous forward current through the nFET body diode |      | 1.5                     | A    |
| T <sub>A</sub>     | Ambient temperature                                     |  | -40  | 85                      | °C   |
| T <sub>J</sub>     | Junction temperature                                    |  | -40  | 150                     | °C   |
| T <sub>STG</sub>   | Storage temperature                                     |  | -65  | 150                     | °C   |
| T <sub>LEAD</sub>  | Soldering temperature                                   | At leads, 10 seconds                                   |      | 260                     | °C   |

NOTE1: Conditions out of those ranges listed in “absolute maximum ratings” may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in “recommended operating conditions”. Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: 29V or V<sub>IN</sub>+0.3V, whichever is smaller.

NOTE3: Limited by thermal design.

**Thermal Information**

| Symbol           | Parameter   | Condition   | Value | Unit |
|------------------|---|-------------|-------|------|
| R <sub>θJA</sub> | Thermal resistance from junction to ambient <sup>(NOTE 1)</sup> | In free air | 65    | °C/W |

NOTE1: Thermal resistance from junction to ambient is highly dependent on PCB layout.

## ESD and Latch-up Ratings

| Symbol                | Parameter  | Condition              | Value | Unit |
|-----------------------|--|------------------------|-------|------|
| V <sub>ESD</sub>      | IEC61000-4-2 system ESD on IN pin with 0.1μF C <sub>IN</sub> | Contact discharge      | ±8    | kV   |
|                       |  | Air gap discharge      | ±15   | kV   |
|                       | Human Body Model   | ESDA/JEDEC JS-001-2023 | ±2    | kV   |
|                       | Charged Device Model   | ESDA/JEDEC JS-002-2022 | ±1.5  | kV   |
| I <sub>Latch-up</sub> | Latch-up   | JESD78F                | ±200  | mA   |

## Recommended Operating Conditions

| Symbol           | Parameter               | Min. | Typ. | Max. | Unit |
|------------------|-------------------------|------|------|------|------|
| V <sub>IN</sub>  | Input DC voltage        | 2.8  |      | 28   | V    |
| C <sub>IN</sub>  | Input capacitance       |      | 0.1  |      | μF   |
| C <sub>OUT</sub> | Output load capacitance |      | 1    | 100  | μF   |

## Electrical Characteristics

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  unless otherwise noted. Typical values are guaranteed for  $V_{IN} = 5\text{V}$ ,  $C_{IN} = 0.1\mu\text{F}$ ,  $I_{IN} \leq 5\text{A}$  and  $T_A = 25^{\circ}\text{C}$ .

| Symbol            | Description                             | Test Conditions   | Min. | Typ. | Max. | Units              |
|-------------------|---|---|------|------|------|--------------------|
| $V_{IN\_CLAMP}$   | Input clamp voltage                     | $I_{IN} = 10\text{mA}$  |      | 32.8 |      | V                  |
| $R_{dson}$        | Switch on resistance                    | $V_{IN} = 5\text{V}$ , $I_{OUT} = 1\text{A}$ , $T_A = 25^{\circ}\text{C}$ |      | 29   |      | m $\Omega$         |
| $I_Q$             | Input quiescent current                 | $V_{IN} = 5\text{V}$ , $V_{OVLO} = 0\text{V}$ , $I_{OUT} = 0\text{A}$     |      | 88   |      | $\mu\text{A}$      |
| $I_{IN\_OVLO}$    | Input current at over-voltage condition | $V_{IN} = 5\text{V}$ , $V_{OVLO} = 3\text{V}$ , $V_{OUT} = 0\text{V}$     |      | 78   |      | $\mu\text{A}$      |
| $V_{OVLO\_TH}$    | OVLO set threshold                      |   | 1.16 | 1.20 | 1.24 | V                  |
| $V_{OVLO\_RNG}$   | OVLO threshold adjustable range         |   | 4    |      | 24   | V                  |
| $V_{OVLO\_SEL}$   | External OVLO select threshold          | OVLO rising   |      | 0.16 |      | V                  |
| $I_{OVLO}$        | OVLO pin leakage current                | $V_{OVLO} = V_{OVLO\_TH}$   | -0.2 |      | 0.2  | $\mu\text{A}$      |
| <b>Protection</b> |   |   |      |      |      |                    |
| $V_{IN\_OVLO}$    | OVP trip level                          | $V_{IN}$ rising   | 5.83 | 5.95 | 6.07 | V                  |
|                   |   | Hysteresis  |      | 0.14 |      |                    |
| $V_{IN\_UVLO}$    | UVLO trip level                         | $V_{IN}$ rising   |      | 2.65 | 2.8  | V                  |
|                   |   | Hysteresis  |      | 0.1  |      |                    |
| $T_{SDN}$         | Shutdown temperature                    |   |      | 150  |      | $^{\circ}\text{C}$ |
| $T_{SDN\_HYS}$    | Shutdown temperature hysteresis         |   |      | 20   |      | $^{\circ}\text{C}$ |

## Electrical Characteristics (Continued)

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  unless otherwise noted. Typical values are guaranteed for  $V_{IN} = 5\text{V}$ ,  $C_{IN} = 0.1\mu\text{F}$ ,  $I_{IN} \leq 5\text{A}$  and  $T_A = 25^{\circ}\text{C}$ .

| Symbol                                   | Description              | Test Conditions  | Min. | Typ. | Max. | Units         |
|--|--------------------------|--|------|------|------|---------------|
| <b>Digital Logical Interface</b>         |                          |  |      |      |      |               |
| $V_{OL}$                                 | ACOKB output low voltage | $I_{SINK} = 1\text{mA}$  |      |      | 0.4  | V             |
| $I_{LEAK\_ACOKB}$                        | ACOKB leakage current    | $V_{IO} = 5\text{V}$ , ACOKB de-asserted   | -0.5 |      | 0.5  | $\mu\text{A}$ |
| $V_{IH}$                                 | ENB input high voltage   |  | 1.2  |      |      | V             |
| $V_{IL}$                                 | ENB input low voltage    |  |      |      | 0.5  | V             |
| $I_{LEAK\_ENB}$                          | ENB leakage current      | $V_{ENB} = 5\text{V}$  | 0    |      | 2    | $\mu\text{A}$ |
| <b>Timing Characteristics (Figure 6)</b> |                          |  |      |      |      |               |
| $t_{DEB}$                                | Debounce time            | From $V_{IN} > V_{IN\_UVLO}$ to 10% $V_{OUT}$  |      | 10   |      | ms            |
| $t_{START}$                              | Start-up time            | From $V_{IN} > V_{IN\_UVLO}$ to ACOKB low  |      | 20   |      | ms            |
| $t_{ON}$                                 | Switch turn-on time      | $R_L = 100\Omega$ , $C_L = 22\mu\text{F}$ , $V_{OUT}$ from 10% $V_{IN}$ to 90% $V_{IN}$  |      | 0.8  |      | ms            |
| $t_{OFF}$                                | Switch turn-off time     | $C_L = 0\mu\text{F}$ , $R_L = 100\Omega$ , $V_{IN} > V_{IN\_OVLO}$ to $V_{OUT}$ stop rising, $V_{IN}$ rise at $10\text{V}/\mu\text{s}$ |      | 50   |      | ns            |

## Timing Diagram




Figure 6 Timing Diagram

## Typical Characteristics

$V_{IN} = 5V$ ,  $V_{ENB} = 0V$ ,  $V_{OVLO} = 0V$ ,  $C_{IN} = 0.1\mu F$ ,  $C_{OUT} = 1\mu F$ , and  $T_A = 25^\circ C$  unless otherwise specified.




Figure 7  $R_{dson}$  vs. Output Current




Figure 8  $R_{dson}$  vs. Temp. ( $I_{OUT} = 1A$ )




Figure 9  $R_{dson}$  vs. Input Voltage ( $I_{OUT} = 1A$ )




Figure 10 Input Supply Current vs. Supply Voltage




Figure 11 Normalized Internal OVP Threshold vs. Temp.




Figure 12 OVLO Set Threshold vs. Temp.

### Typical Characteristics (Continued)

$V_{IN} = 5V$ ,  $V_{ENB} = 0V$ ,  $V_{OVLO} = 0V$ ,  $C_{IN} = 0.1\mu F$ ,  $C_{OUT} = 1\mu F$ , and  $T_A = 25^\circ C$  unless otherwise specified.




Figure 13 Power-up ( $C_{OUT} = 1\mu F$ , 100mA load)




Figure 14 Power-up ( $C_{OUT} = 100\mu F$ , 100mA load)




Figure 15 OVP Response




Figure 16 90V Surge Response( $R_L=50\Omega$ )

## Functional Description

### Device Operation

If the AWP329XXC is enabled and the input voltage is between UVLO and OVP threshold, the internal charge pump begins to work after debounce time, the gate of the nFET switch will be slowly charged high till the switch is fully on. ACOKB will be driven low about 20ms after  $V_{IN}$  valid, indicating the switch is on with a good power input. If the input voltage exceeds the OVP trip level, the switch will be turned off in about 50ns. If ENB is pulled high, or input voltage falls below UVLO threshold, or over-temperature happens, the switch will also be turned off.

### Surge Protection

The AWP329XXC integrates a clamp circuit to suppress input surge voltage. For surge voltages between  $V_{IN\_OVLO}$  and  $V_{IN\_CLAMP}$ , the switch will be turned off but the clamp circuit will not work. For surge voltages greater than  $V_{IN\_CLAMP}$ , the internal clamp circuit will detect surge voltage level and discharge the surge energy to ground. The device can suppress surge voltages up to 80V.

### Over-Voltage Protection

If the input voltage exceeds the OVP rising trip level, the switch will be turned off in about 50ns. The switch will remain off until  $V_{IN}$  falls below the OVP falling trip level.

### OVP Threshold Adjustment

If the default OVP threshold is used, OVLO pin must be grounded. If OVLO pin is not grounded, and by connecting external resistor divider to OVLO pin as shown in the typical application circuit, between IN and GND, the OVP threshold can be adjusted as following:

$$V_{IN\_OVLO} = \frac{R_1 + R_2}{R_2} V_{OVLO\_TH}$$

For example, if we select  $R_1 = 1M\Omega$  and  $R_2 = 100k\Omega$ , then the new OVP threshold calculated from the above formula is 13.2V. The OVP threshold adjustment range is from 4V to 24V. When the OVLO pin voltage  $V_{OVLO}$  exceeds  $V_{OVLO\_SEL}$  (0.16V typical),  $V_{OVLO}$  is compared with the reference voltage  $V_{OVLO\_TH}$  (1.2V typical) to judge whether input supply is over-voltage.

### ACOKB Output

The device features an open-drain output ACOKB, it should be connected to the system I/O rail through a pull-up resistor. If the device is enabled and  $V_{IN\_UVLO} < V_{IN} < V_{IN\_OVLO}$ , ACOKB will be driven low indicating the switch is on with a good power input. If OVP, UVLO, or OT occurs, or ENB is pulled high, the switch will be turned off and ACOKB will be pulled high.

### USB On-The-Go (OTG) Operation


If  $V_{IN} = 0V$  and OUT is supplied by OTG voltage, the body diode of the load switch conducts current from OUT to IN and the voltage drop from OUT to IN is approximately 0.7V. When  $V_{IN} > V_{IN\_UVLO}$ , internal charge pump begins to open the load switch after debounce time (about 10ms). After switch is fully on, current is supplied through switch channel and the voltage drop from OUT to IN is minimum.

## PCB Layout Consideration


To make fully use of the performance of AWP329XXC, the guidelines below should be followed.

1. All the peripherals should be placed as close to the device as possible. Place the input capacitor  $C_{IN}$  on the top layer (same layer as the AWP329XXC) and close to IN pin, and place the output capacitor  $C_{OUT}$  on the top layer (same layer as the AWP329XXC) and close to OUT pin.
2. If external TVS is used, IN pin routing passes through the external TVS firstly, and then connect AWP329XXC.
3. Red bold paths on figure 4 and 5 are power lines that will flow large current, please route them on PCB as straight, wide and short as possible.
4. If  $R_1$  and  $R_2$  are used, route OVLO line on PCB as short as possible to reduce parasitic capacitance.
5. The power trace from USB connector to AWP329XXC may suffer from ESD event, keep other traces away from it to minimize possible EMI and ESD coupling.
6. Use rounded corners on the power trace from USB connector to AWP329XXC to decrease EMI coupling.

## Tape And Reel Information



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Note: The above picture is for reference only. Please refer to the value in the table below for the actual size


All Dimensions are nominal

| D1 (mm) | D0 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P0 (mm) | P1 (mm) | P2 (mm) | W (mm) | Pin1 Quadrant |
|---------|---------|---------|---------|---------|---------|---------|---------|--------|---------------|
| 178.00  | 8.40    | 1.35    | 1.75    | 0.70    | 2       | 4       | 4       | 8      | Q2            |


Package Description



Top View






Side View



Bottom View

Unit:mm

Land Pattern Data



Unit: mm

## Revision History

| Version | Date      | Change Record       |
|---------|-----------|---------------------|
| V1.0    | Nov. 2025 | Officially released |

Awinic Confidential

## Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.